

# Application Note AN077

Revision: Rev. 2.0 2013-10-01

# RF and Protection Devices

**Edition 2013-10-01 Published by Infineon Technologies AG 81726 Munich, Germany © 2014 Infineon Technologies AG All Rights Reserved.**

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### **Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (**[www.infineon.com](http://www.infineon.com/)**).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.





#### **Trademarks of Infineon Technologies AG**

AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EconoPACK™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I²RF™, ISOFACE™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

#### **Other Trademarks**

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-11-11



### **Thermal Resistance Definition**

# **Table of Content**



# **List of Figures**



# **List of Tables**





**Thermal Resistance Definition**

# <span id="page-4-0"></span>**1 Thermal Resistance Definition**

A thermal equivalent circuit is a behavior model to describe the heat transportation between various locations. A static thermal equivalent circuit is analog to an electrical circuit. A static thermal equivalent circuit usually consists of the following elements:

- heat source *P<sup>v</sup>* (analog to current source in a electrical circuit), where the heat is generated with the unit watt (W),

- temperature *T* (analog to the potential in a electrical circuit) with the unit Kelvin (K),

- thermal resistance *Rth* (analog to ohmic resistance in a electrical circuit) with the unit (K/W).

The thermal resistance describes the thermal conductivity of a thermal media between two locations.

**[Figure 1](#page-4-1)** shows a static thermal equivalent circuit that heat  $P_V$  is generated in a thermal conductive material (represented by its temperature of *T<sup>j</sup>* and thermal resistance *Rth*) and dissperted to the environment with ambient temperature of *Ta*. The relationship between the elements can be written as following:

$$
T_J - T_A = P_V \cdot R_{th}
$$



<span id="page-4-1"></span>**Figure 1 Static Thermal Equivalent Circuit**



# <span id="page-5-0"></span>**2 Thermal Resistance of Transistors and Diodes in SMD Packages**

**[Figure 2](#page-5-1)** shows a general thermal case for packaged devices such as transistors and diodes soldered on PCB. The heat caused by the power dissipation *Ptot* in the active region of a semiconductor device during operation results in an increased temperature of the component. A general equivalent circuit is presented by **[Figure 3](#page-5-2)**.



<span id="page-5-1"></span>**Figure 2 Gull-wing (or J-lead) Package on Substrate (e.g. PCB)** 



<span id="page-5-2"></span>**Figure 3 Static Equivalent Circuit of Thermal Resistance**



### **Thermal Resistance of Transistors and Diodes in SMD Packages**

The heat is conducted from its source (junction J or channel Ch) through the chip, along the package leadframes, the soldering Point S and through the substrate (PCB) to the heat sink (ambient A). The junction temperature  $T_J$  for a given ambient temperature  $T_A$  is determined by the thermal resistance  $R_{thJA}$  and the power dissipation  $P_{tot}$ 

$$
T_{\rm J} = T_{\rm A} + P_{\rm tot} * R_{\rm thJA}
$$

(with *R*thJA in K/W or °C/W)

In SMD packages the heat is primarily conducted via the leads to the external pins respectively soldering points. The total thermal resistance consists of the following components:

$$
R_{thJA} = R_{thJS} + R_{thSA}
$$

with

 $R$ thJS =  $R$ thJB +  $R$ thBS

<span id="page-6-0"></span>



*R*<sub>th</sub>Js contains all device internal thermal resistances. Knowing *R*<sub>th</sub>Js it is possible to calculate the junction respectively channel temperature *T*<sup>J</sup> for a given power dissipation *P*tot and soldering point temperature *Ts. Ts* is the temperature of the hottest soldering point that is measured at the lead on which the chip is assembled.

$$
T_J = T_S + P_{tot} \times R_{thJS}
$$

The temperature of the soldering point  $T<sub>S</sub>$  in turn depends on the dissipated power  $P<sub>tot</sub>$ , the ambient temperature  $T_A$  and the thermal resistance  $R_{\text{thSA}}$  of the pc board (substrate).

$$
T_{\rm S} = T_{\rm A} + P_{\rm tot} * R_{\rm thSA}
$$

hence

$$
T_{\rm J} = T_{\rm A} + P_{\rm tot} * (R_{\rm thJS} + R_{\rm thSA})
$$



In product datasheets only the  $R_{th,JS}$  value can be stated, since only this part of the total thermal resistance  $R_{thJA}$  is controlled by the device manufacturer.

Estimated  $R_{\text{thSA}}$  values for different substrate materials as a function of the area of the mounting pad respectively substrate can be found in the both diagrams below, the parameter is  $(T<sub>S</sub>-T<sub>A</sub>)$ . Depending on the application, various substrates such as FR4, Rogers, LTCC and Alumina are used. In consumer and wireless applications, FR4 is the major material used as PCB material. It composites several layers of copper and glass-reinforced polymer stacked. FR4 material usually has thermal resistance in the range of 250 to 300 K/W, depending on the total thickness of copper and the via hole placement between the layers (**[Figure 4](#page-7-0)**).



<span id="page-7-0"></span>**Figure 4 Estimated thermal resistance between soldering point and ambient for a typical PCB**



## <span id="page-8-0"></span>**2.1 Permissible Total Power Dissipation in Continuous Operation**

In the maximum ratings section of product datasheets the maximum permissible total power dissipation  $P_{\text{totmax}}$  is specified.  $P_{\text{totmax}}$  may only be applied if the maximum junction or channel temperature *T*Jmax is not exceeded. Otherwise the allowable power dissipation *Ptot* has to be reduced, as shown in a so called derating curve. In the example of **[Figure 5](#page-9-0)** up to a soldering point temperature  $T_{\text{Smax}}$  of 94 °C the maximum permissible total power dissipation  $P_{\text{totmax}}$  may be applied, in this case 600 mW. The junction temperature  $T_J$  is then lower than  $T_{Jmax}$ , which is often 150 °C for silicon devices. For higher soldering point temperatures  $T<sub>S</sub>$  the power dissipation  $P_{\text{tot}}$  has to be reduced according to the derating curve, on each point of the declining curve the junction temperature attains its maximum permissible value  $T_{\text{Jmax}}$ . The soldering point temperature  $T<sub>S</sub>$  where  $P<sub>tot</sub>$  has to be reduced can be calculated according to

$$
T_{\text{Smax}} = T_{\text{Jmax}} - P_{\text{totmax}} \times R_{\text{thJS}}
$$

Accordingly the ambient temperature from which the power dissipation  $P_{\text{tot}}$  has to be reduced calculates according to

$$
T_{\text{Amax}} = T_{\text{Jmax}} - P_{\text{totmax}} \times R_{\text{thJA}}
$$

In diodes the power dissipation is mainly caused by internal resistances. So the diagram has to be translated into the form  $I_F = f(T_S; T_A)$ , what results in derating curves with a bent shape, see **[Figure 6.](#page-9-1)** Please regard that the derating curves shown in **[Figure 5](#page-9-0)** and **[Figure 6](#page-9-1)** are examples.





### **Thermal Resistance of Transistors and Diodes in SMD Packages**

<span id="page-9-0"></span>Figure 5 Example for Total Power Dissipation  $P_{\text{tot}} = f(T_s; T_A^{-1})$ 



<span id="page-9-1"></span>**Figure 6** Example for Forward Current  $I_F = f(T_S; T_A^{\{1\}})$ 

1) AI2O3-substrate 15 mm x 16.7 mm x 0.7 mm. Package mounted on aluminum 15 mm x 16.7 mm x 0.7 mm



## <span id="page-10-0"></span>**2.2 Permissible Total Power Dissipation in Pulse Operation**

In pulse operation under certain circumstances higher total power dissipation can be permitted as in continuous operation. This is the case if the pulse duration  $t<sub>P</sub>$ , i.e. the length of time interval where the power is applied, is short compared to the thermal time constant of the system. The thermal time constant, i.e. the time until the static temperature respectively thermal equilibrium is approximately reached, depends on the thermal capacitances and resistances of the component and the substrate. The higher permissible total power dissipation in pulse load operation can also be understood as a smaller thermal resistance. **[Figure 7](#page-11-0)** shows an example of a pulse load thermal resistance versus pulse duration  $t_{\text{P}}$ , **[Figure 8](#page-11-1)** an example for a pulse load permissible total power dissipation (normalized to its continuous value) versus pulse duration  $t<sub>P</sub>$ . In these charts T is the duration of a full signal cycle, that is  $ON + OFF$  time.

For more detailed information about thermal resistance of semiconductor devices please refer Infineon's online white paper for thermal resistance: Thermal Resistance Theory and [Practice.](http://www.infineon.com/dgdl/smdpack.PDF?folderId=db3a304412b407950112b417b3e623f4&fileId=db3a304412b407950112b417b42923f5)





<span id="page-11-0"></span>**Figure 7 Pulse Load Thermal Resistance**  $R_{th,JS} = f(t_p)$ 



<span id="page-11-1"></span>**Figure 8 Pulse Load Permissible Total Power Dissipation** *P***totmax** */ P***totDC =** *f* **(***t***p)**

#### w w w . i n f i n e o n . c o m

Published by Infineon Technologies AG ANOTY CONSULTED BY A REPORT OF A REPORT