

# THIS SPEC IS OBSOLETE

Spec No: 001-99178

# Spec Title: AN99178 - SOLDER MASK AND TRACE RECOMMENDATIONS FOR FBGAS

**Replaced by**: 002-02751



### Solder Mask and Trace Recommendations for FBGAs

Author: Rudy Sterner

AN99178 provides recommendations for solder masks used with FBGAs and escape considerations for traces.

## 1 Hardware Architecture


#### FBGA Architecture

1.1

Cypress Inc. offers flash devices in a wide range of packages. The ball pitches of the FBGA packages range from 0.50 mm up to 1.00 mm. The ball diameters for each of Cypress's common ball pitches are given in Figure 1.

		U				·						
Pitch		0.50 mm			0.65 mm			0.80 mm			1.00 mm	
Diameter	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max
Ball Diameter (øb)	0.25 mm	-	0.35 mm	.0.45 mm		0.55 mm	0.35 mm	-	0.45 mm	0.50 mm	-	0.70 mm

Figure 1. Solder-Ball Dimensions 0.50 mm to 1.00 mm Pitch



### 1.2 Recommended PC Board Design

#### 1.2.1 SMD & NSMD Dimensions

The solder-ball land pads on the printed circuit boards can be either solder mask defined (SMD) or non-soldermask defined (NSMD). On boards with SMD configuration, the solder mask covers the outer edge of the solder pad. Solder is prevented from flowing over the edges of the pad by the solder mask. On boards with NSMD configuration, there is a small gap between the solder pad and the solder mask (Figure 2 on page 2). Solder flows into the gap between the pad and the solder mask.


Because the entire solder pad is expose, the NSMD configuration results in a stronger bond between the solder pad and the ball. Additionally, the sides of the pad are wetted by the solder, which results in less stress concentration. Thus, NSMD is generally the recommended configuration.

As a general rule on SMD configurations, it is good practice to make the solder mask opening the same size as the diameter as the solder ball. On NSMD configurations, the solder pad can be between 80% and 100% the solder ball diameter. The solder-mask opening should be 0.15 mm larger than the solder pad. This gives ample space for excess solder. Table 1 shows commonly used dimensions for SMD and NSMD configurations.



				Units			
			0.50	mm	0.65	Units	
Config	guration		Min	Opt.	Min	Opt	
SMD	Solder Pad		0.45		0.65	mm	
3	SIMD	Solder Mask		0.35		0.55	mm
NC	NSMD	Solder Pad	0.28	0.45	0.44	0.55	mm
INC	SIVID	Solder Mask	0.43	0.50	0.59	0.70	mm
				Units			
			0.80	mm	1.00	Units	
Config	guration		Min	Opt	Min	Opt	
	SMD	Solder Pad		0.55	0.34	0.47	mm
3		Solder Mask		0.45	0.27	0.34	mm
	NSMD	Solder Pad	0.36	0.45	0.56	0.70	mm
IN S		Solder Mask	0.51	0.60	0.71	0.85	mm

#### Table 1. Common Solder Pad Dimensions




#### 1.2.2 Vias

Avoid placing vias at the solder-ball pad. This causes solder wicking inside the hole and can result in misshapen solder joints with electrical opens. The vias should be placed away from the pad a minimum of 0.30 mm from the pad as shown in Figure 3.




Figure 3. Recommended Solder Mask




#### 1.2.3 Escape Paths

Maintaining good signal integrity is always a top priority in the consideration of escape paths. It is a good idea to limit one signal trace between any two adjacent solder balls (Figure 4).



Sometimes it is necessary to adjust the width of the trace at the escape path to allow it to fit between adjacent pads. Avoid abrupt changes in width, such as shown in the top of Figure 5. This results in an abrupt change in the trace impedance that can increase reflections and radiated noise. The preferred approach is to gradually taper the trace as shown in the bottom of Figure 5. The impedance change is also gradual and related reflection issues are avoided.





2

### Conclusion

Mounting flash devices offered by Cypress can be accomplished following commonly used techniques.

- Use either the SMD or NSMD configuration.
  - When given a choice NSMD is preferred.
- Do not place vias directly under the solder ball. Offset the via by about 0.3 mm.
- On any single layer, allow only one, signal line to escape between any 2 adjacent solder pads.
- Taper the end of wide signal lines to minimize reflections.
- This note is meant as a guideline. Always, consult with the board manufacturer for the latest board mounting techniques.

### 3 References

- 1. PCB Design and SMT Assembly Guidelines for PBGA and FPBGA Packages: http://www.skyworksinc.com/products\_display\_item.asp?did=4734
- 2. AND8075/D Board Mounting Considerations for FCBGA Packages: www.onsemi.com/pub/Collateral/AND8075-D.PDF
- 3. Application Note 1126 BGA (Ball Grid Array): http://www.national.com/an/AN/AN-1126.pdf#page=1



# **Document History Page**

Document Title: AN99178 - Solder Mask and Trace Recommendations for FBGAs Document Number: 001-99178						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	-	-	11/14/2007	Initial version		
*A	4955647	MSWI	10/09/2015	Updated to Cypress template.		
*В	5873125	AESATMP8	09/06/2017	Updated logo and Copyright.		
*C	6103686	JHOE	03/20/2018	Obsolete document.		



## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm				
Automotive	cypress.com/automotive				
Clocks & Buffers	cypress.com/clocks				
Interface	cypress.com/interface				
Internet of Things	cypress.com/iot				
Memory	cypress.com/memory				
Microcontrollers	cypress.com/mcu				
PSoC	cypress.com/psoc				
Power Management ICs	cypress.com/pmic				
Touch Sensing	cypress.com/touch				
USB Controllers	cypress.com/usb				
Wireless Connectivity	cypress.com/wireless				

#### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2007-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1s) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.