

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.




Objective

This example demonstrates how to use the pulse-density modulation/pulse-code modulation (PDM/PCM) hardware block in PSoC 6 with a digital microphone.

Overview

This code example shows how to use a digital microphone with the PDM/PCM block. It measures the sound intensity (volume), and turns ON an LED when the volume exceeds a threshold. You can reset the threshold by pressing a switch; you can use this to capture the environment noise and set a new threshold above the noise. A debug UART reports the current volume.

Figure 1 shows the high-level block diagram of the interface between PSoC 6 and the microphone and user interface elements.





Requirements

Tool: PSoC[®] Creator™ 4.2


Programming Language: C (ARM[®] GCC 5.4-2016-q2-update) Associated Parts: All PSoC 6 parts with the PDM/PCM hardware block Related Hardware: CY8CKIT-062 or CY8CKIT-062-BLE, CY8CKIT-028-EPD

Design

Figure 2 shows the PSoC Creator schematic for interfacing a digital microphone with the PDM_PCM Component.



Figure 2. Project Schematics



The CY8CKIT-028-EPD shield has a microphone with a single-bit PDM output. This allows you to convert any audio captured by the microphone into a digital signal (PDM). The PSoC 6 device in CY8CKIT-062 converts this digital signal to a quantized 16-bit value (PCM). An interrupt is triggered when there is enough data to be processed (at least 128 samples). The absolute values of the samples are summed and divided by the number of samples. This represents the overall loudness of the sound, which is proportional to the volume.

The PDM_CLK clock is configured for a sampling rate of 8 ksps. Because this application only calculates the volume, a higher sample rate for better audio quality is not required. Ideally, the audio wave captured should oscillate around zero. The PDM/PCM hardware block is also configured to enable a high-pass filter. This filter attenuates low frequencies that add offset to the conversion.

The calculated volume is sent over the UART. Use a terminal program on your PC to observe the data. The code example also turns ON a kit LED when the calculated volume is greater than a predefined threshold. The threshold can be used as a noise threshold so that this example can run in noisy environments. By pressing the SW2 button, you can set a new noise threshold based on the current volume. Note that you should remove any source of sound and avoid speaking close to the microphone while pressing the button.

Design Considerations

This code example runs on CY8CKIT-062-BLE or CY8CKIT-062 kits, which have a PSoC 6 device. To port the design to other PSoC 6 devices and kits, change the target device using PSoC Creator **Project** > **Device Selector**, and pin assignments in the Design Wide Resources window.

Hardware Setup

This example requires the CY8CKIT-028-EPD shield to be connected to CY8CKIT-062 (-BLE).

Operation

- 1. Connect the CY8CKIT-028-EPD shield to CY8CKIT-062.
- 2. Build the "CE218636_PDM_PCM" project and program CY8CKIT-062. For more information on building projects and device programming, see PSoC Creator Help.
- 3. Touch, speak, or play any sound over the microphone. Observe that the Green LED on CY8CKIT-062 turns ON.
- 4. If the LED is always ON or blinking, without playing any sound over the microphone, press the CY8CKIT-062 SW2 button to reset the noise threshold.
- 5. Open a serial terminal in the PC and connect to the COM port created by CY8CKIT-062. Configure the baud rate at 115200 bps. Observe the volume being reported in real time.



Components

Table 1 lists the PSoC Creator Components used in this example, as well as the hardware resources used by each.

Component	Instance Name	Hardware Resources	
PDM_PCM	PDM_PCM	PDM/PCM Block	
UART	UART	SCB	
Interrupt	PCM_ISR	Interrupt [CM4]	
Digital Output Pin	PDM_CLK	GPIO	
Digital Output Pin	LED	GPIO	
Digital Input Pin	PDM_DATA	GPIO	
Digital Input Pin	SW2	GPIO	

Table 1. List of PSoC Creator Components

Parameter Settings

This section shows the changed settings for various Components as well as the system clocks.

PDM_PCM

The PDM_PCM Component is configured for a sampling rate of 8 ksps. Configure the HFClk1 clock to a specific frequency (see below). The PDM_CLK frequency is calculated as:

 $PDM CLK (kHz) = \frac{HFClk1 (kHz)}{1st Clock Divisor \times 2nd Clock Divisor \times (3rd Clock Divisor + 1)}$

The sampling rate is calculated as:

Sampling Rate (ksps) = $\frac{\text{PDM CLK}}{2 \times \text{Sinc Decimation Rate}}$

Figure 3 shows the PDM_PCM Component configuration window.



onfigure 'PDM_PCM_PDL'					9	X
Name: PDM_PCM						
Basic Built-in						4 ۵
Channels						
Channel Recording Swap		[f(x)			
Left Channel Gain	OdB	-	f(x)			
Right Channel Gain	OdB	-	f(x)			
Stereo / Mono Mode Select	Mono L	-	f(x)			
∃ Filter						
Disable High Pass Filter		[f(x)			
High Pass Filter Gain	1		f(x)			
Interrupts						
RX FIFO is Not Empty Interrupt			f(x)			
RX FIFO Overflow Interrupts		[f(x)			
RX FIFO Trigger Interrupts		[f(x)			
RX FIFO Underflow Interrupts		[f(x)			
Output Data						
Output Data Sign Extension		[f(x)			
Output Data Word Length, in Bit	s 16	-	f(x)			
Output FIFO						
DMA Trigger Enable		[f(x)			
Output FIFO Trigger Level	128	[f(x)			
Soft Mute						
Enable Soft Mute			f(x)			
Select Soft Mute Fine Gain	0.26dB	-	f(x)			
Soft Mute Cycles	96	-	f(x)			
∃ Timing						
1st Clock Divisor	1/4	-	f(x)			
2nd Clock Divisor	1/1	-	f(x)			
3rd Clock Divisor	3		f(x)			
Number of PDM_CLK Periods	0		f(x)			
Sinc Decimation Rate	64		f(x)			
Detectory				Arrh	0	
Datasheet		ОК		Apply	Cano	el

Figure 3. PDM_PCM Component Configuration Window

PCM_ISR

The PCM Interrupt Type is configured to be Auto-Select Trigger.

UART

The UART is configured to be **TX only** and baud rate (bps) equal to **115200**.

SW2

The pin drive mode is configured to be **Resistive Pull Up** and the Interrupt to be **Rising Edge**.

LED

The pin drive mode is configured to be **Strong Drive** and the Initial drive state to be **High (1)**.

Design-Wide Resources

In the Configure System Clocks FLL/PLL tab, enable the PLL to be 16.384 MHz. This clock frequency comes from the following equation:

 $HFClk1 = Sampling Rate \times 1st Clock Divisor \times 2nd Clock Divisor \times (3rd Clock Divisor + 1) \times 2 \times Sinc Decimation Rate$

 $HFClk1 = 8k \times 4 \times 1 \times (3+1) \times 2 \times 64 = 16.384 \text{ MHz}$

Figure 4 shows the configuration of the PLL.



Configure System Clocks	2 X
Source Clocks FLL/PLL High Frequency Clocks Mise	cellaneous Clocks 4 Þ
Digital Signal [1.2] MO (8 MHz) ECO (7 MHz) ECO	FLL Image: Second sec
ExtClk ('MHz) AhtHF, BLE ECO ('MHz) ILO	▶ PLL ♥ Desired: 16.384 MHz Actual: 16.384 MHz ± 1%
(32 kHz) PILO ([*] MHz) WCO ([*] MHz) WCO ([*] MHz) → PathMux2 ([*] MHz) → ([*] MHz) ([*] MHz)	▶ Path 2
	OK Cancel

Figure 4. Clock Configuration Window

Configure the High Frequency Clocks HFClk1 to be linked to Path 1. Figure 5 shows how the high-frequency clocks are configured.




Figure 5. High Frequency Clock Configuration



Related Documents

Table 2 lists all relevant application notes, code examples, knowledge base articles, device datasheets, and Component / user module datasheets.

Table 2. Related Documents

Application Notes		
AN210781 Getting Started with PSoC 6 MCU with BLE Connectivity		
AN217666 PSoC 6 MCU Interrupts	Describes how to use interrupts in PSoC 6	
PSoC Creator Component Datasheets		
PSoC 6 Pulse-Density Modulation to Pulse-Code Modulation Decoder (PDM_PCM) Component	Converts a bit stream from a PDM source to PCM, which is similar to the output of an ADC	
Device Documentation		
PSoC 6 MCU: PSoC 63 with BLE Datasheet (PRELIMINARY)		
PSoC 6 MCU: PSoC 62 Datasheet		
PSoC 6 MCU: PSoC 63 with BLE Architecture Technical Reference Manual		
PSoC 6 MCU: PSoC 63 with BLE Register Technical Reference Manual		
PSoC 6 MCU Programming Specifications		
Development Kit (DVK) Documentation		
CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit		



Document History

Document Title: CE219431 - PSoC 6 MCU PDM-to-PCM Example

Document Number: 002-19431

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5731230	RLOS	05/09/2017	New Code Example
*A	5842526	RLOS	08/02/2017	Updated Project to PSoC Creator 4.2



Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system kindule to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.