

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



2-Mbit (128K × 16) Military F-RAM

Features

- 2-Mbit ferroelectric random access memory (F-RAM™) logically organized as 128K × 16
 - ☐ Configurable as 256K × 8 using UB and LB
 - ☐ High-endurance 10 trillion (10¹³) read/writes
 - □ 121-year data retention (see Data Retention and Endurance on page 10)
 - □ NoDelay™ writes
 - □ Page-mode operation for 30 ns cycle time
 - □ Advanced high-reliability ferroelectric process
- SRAM compatible
 - □ Industry-standard 128K × 16 SRAM pinout
 - □ 60 ns access time, 90 ns cycle time
- Advanced features
 - □ Software-programmable block write-protect
- Superior to battery-backed SRAM modules
 - □ No battery concerns
 - Monolithic reliability
 - □ True surface-mount solution, no rework steps
 - □ Superior for moisture, shock, and vibration
- Low power consumption
 - □ Active current 7 mA (typ)
 - Standby current 120 μA (typ)
- Low-voltage operation: V_{DD} = 2.0 V to 3.6 V

- Military temperature: –55 °C to +125 °C
- 44-pin thin small outline package (TSOP) Type II
- Restriction of hazardous substances (RoHS)-compliant


Functional Description

The CY15B102N is a 128K × 16 nonvolatile memory that reads and writes similar to a standard SRAM. A ferroelectric random access memory or F-RAM is nonvolatile, which means that data is retained after power is removed. It provides data retention for over 121 years while eliminating the reliability concerns, functional disadvantages, and system design complexities of battery-backed SRAM (BBSRAM). Fast write-timing and high write-endurance make the F-RAM superior to other types of memory.

The CY15B102N operation is similar to that of other RAM devices, and, therefore, it can be used as a drop-in replacement for a standard SRAM in a system. Read cycles may be triggered by $\overline{\text{CE}}$ or simply by changing the address and write cycles may be triggered by $\overline{\text{CE}}$ or $\overline{\text{WE}}$. The F-RAM memory is nonvolatile due to its unique ferroelectric memory process. These features make the CY15B102N ideal for nonvolatile memory applications requiring frequent or rapid writes.

The device is available in a 400-mil, 44-pin TSOP-II surface-mount package. Device specifications are guaranteed over the Military temperature range –55 °C to +125 °C.

Logic Block Diagram





Contents


Pinout	3
Pin Definitions	3
Device Operation	4
Memory Operation	4
Read Operation	4
Write Operation	4
Page Mode Operation	
Precharge Operation	4
Sleep Mode	4
Software Write Protect	5
Software Write-Protect Timing	7
SRAM Drop-In Replacement	
Endurance	
Maximum Ratings	
Operating Range	9
DC Electrical Characteristics	
Data Retention and Endurance	10
Capacitance	10
Thermal Resistance	10
AC Test Conditions	10

AC Switching Characteristics	11
SRAM Read Cycle	
SRAM Write Cycle	12
Power Cycle and Sleep Mode Timing	16
Functional Truth Table	
Byte Select Truth Table	17
Ordering Information	18
Ordering Code Definitions	18
Package Diagram	19
Acronyms	20
Document Conventions	
Units of Measure	20
Document History Page	21
Sales, Solutions, and Legal Information	22
Worldwide Sales and Design Support	22
Products	
PSoC® Solutions	22
Cypress Developer Community	
Technical Support	22



Pinout

Figure 1. 44-pin TSOP II pinout



Pin Definitions

Pin Name	I/O Type	Description
A ₀ -A ₁₆	Input	Address inputs : The 17 address lines select one of 128K words in the F-RAM array. The lowest two address lines A_1 – A_0 may be used for page mode read and write operations.
DQ ₀ -DQ ₁₅	Input/Output	Data I/O Lines: 16-bit bidirectional data bus for accessing the F-RAM array.
WE	Input	Write Enable : A write cycle begins when WE is asserted. The rising edge causes the CY15B102N to write the data on the DQ bus to the F-RAM array. The falling edge of WE latches a new column address for page mode write cycles.
CE	Input	Chip Enable : The device is selected and a new memory access begins on the falling edge of $\overline{\text{CE}}$. The entire address is latched internally at this point. Subsequent changes to the A_1 – A_0 address inputs allow page mode operation.
ŌĒ	Input	Output Enable: When OE is LOW, the CY15B102N drives the data bus when the valid read data is available. Deasserting OE HIGH tristates the DQ pins.
ŪB	Input	Upper Byte Select : Enables DQ_{15} – DQ_8 pins during reads and writes. These pins are HI-Z if $\overline{\text{UB}}$ is HIGH. If the user does not perform byte writes and the device is not configured as a 256K × 8, the $\overline{\text{UB}}$ and $\overline{\text{LB}}$ pins may be tied to ground.
LB	Input	Lower Byte Select : Enables DQ_7 – DQ_0 pins during reads and writes. These pins are HI-Z if \overline{LB} is HIGH. If the user does not perform byte writes and the device is not configured as a 256 K × 8, the \overline{UB} and \overline{LB} pins may be tied to ground.
ZZ	Input	Sleep: When \overline{ZZ} is LOW, the device enters a low-power sleep mode for the lowest supply current condition. \overline{ZZ} must be HIGH for a normal read/write operation. This pin must be tied to V_{DD} if not used.
V _{SS}	Ground	Ground for the device. Must be connected to the ground of the system
V _{DD}	Power supply	Power supply input to the device
NC	No connect	No connect. This pin is not connected to the die.



Device Operation

The CY15B102N is a word-wide F-RAM memory logically organized as 131,072 × 16 and accessed using an industry-standard parallel interface. All data written to the part is immediately nonvolatile with no delay. The device offers page-mode operation, which provides high-speed access to addresses within a page (row). Access to a different page requires that either CE transitions LOW or the upper address (A₁₆–A₂) changes. See the Functional Truth Table on page 17 for a complete description of read and write modes.

Memory Operation

Users access 131,072 memory locations, each with 16 data bits through a parallel interface. The F-RAM array is organized as eight blocks, each having 4096 rows. Each row has four column locations, which allow fast access in page-mode operation. When an initial address is latched by the falling edge of \overline{CE} , subsequent column locations may be accessed without the need to toggle \overline{CE} . When \overline{CE} is deasserted (HIGH), a precharge operation begins. Writes occur immediately at the end of the access with no delay. The \overline{WE} pin must be toggled for each write operation. The write data is stored in the nonvolatile memory array immediately, which is a feature unique to F-RAM called "NoDelay" writes.

Read Operation

A read operation begins on the falling edge of $\overline{\text{CE}}$. The falling edge of $\overline{\text{CE}}$ causes the address to be latched and starts a memory read cycle if $\overline{\text{WE}}$ is HIGH. Data becomes available on the bus after the access time is met. When the address is latched and the access completed, a new access to a random location (different row) may begin while $\overline{\text{CE}}$ is still LOW. The minimum cycle time for random addresses is t_{RC} . Note that unlike SRAMs, the CY15B102N's $\overline{\text{CE}}$ -initiated access time is faster than the address access time.

The CY15B102N will drive the data bus when $\overline{\text{OE}}$ and at least one of the byte enables $(\overline{\text{UB}}, \overline{\text{LB}})$ is asserted LOW. The upper data byte is driven when $\overline{\text{UB}}$ is LOW, and the lower data byte is driven when $\overline{\text{LB}}$ is LOW. If $\overline{\text{OE}}$ is asserted after the memory access time is met, the data bus will be driven with valid data. If $\overline{\text{OE}}$ is asserted before completing the memory access, the data bus will not be driven until valid data is available. This feature minimizes the supply current in the system by eliminating transients caused by invalid data being driven to the bus. When $\overline{\text{OE}}$ is deasserted HIGH, the data bus will remain in a HI-Z state.

Write Operation

In the CY15B102N, writes occur in the same interval as reads. The CY15B102N supports both $\overline{\text{CE-}}$ and $\overline{\text{WE-}}$ controlled write cycles. In both cases, the address A_{16} – A_2 is latched on the falling edge of $\overline{\text{CE}}$.

In a $\overline{\text{CE}}$ -controlled write, the $\overline{\text{WE}}$ signal is asserted before beginning the memory cycle. That is, $\overline{\text{WE}}$ is LOW when $\overline{\text{CE}}$ falls. In this case, the device begins the memory cycle as a write. The $\overline{\text{CY}}$ 15B102N will not drive the data bus regardless of the state of $\overline{\text{OE}}$ as long as $\overline{\text{WE}}$ is LOW. Input data must be valid when $\overline{\text{CE}}$ is

deasserted HIGH. In a $\overline{\text{WE}}$ -controlled write, the memory cycle begins on the falling edge of $\overline{\text{CE}}$. The $\overline{\text{WE}}$ signal falls some time later. Therefore, the memory cycle begins as a read. The data bus will be driven if $\overline{\text{OE}}$ is LOW; however, it will be HI-Z when $\overline{\text{WE}}$ is asserted LOW. The $\overline{\text{CE}}$ - and $\overline{\text{WE}}$ -controlled write timing cases are shown on the Figure 9 on page 13.

Write access to the array begins on the falling edge of $\overline{\text{WE}}$ after the memory cycle is initiated. The write access terminates on the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever comes first. A valid write operation requires the user to meet the access time specification before deasserting $\overline{\text{WE}}$ or $\overline{\text{CE}}$. The data setup time indicates the interval during which data cannot change before the end of the write access (rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$).

Unlike other nonvolatile memory technologies, there is no write delay with F-RAM. Because the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory operation occurs in a single bus cycle. Data polling, a technique used with EEPROMs to determine if a write is complete, is unnecessary.

Page Mode Operation

The F-RAM array is organized as eight blocks, each having 4096 rows. Each row has four column-address locations. Address inputs $A_1\!-\!A_0$ define the column address to be accessed. An access can start on any column address, and other column locations may be accessed without the need to toggle the \overline{CE} pin. For fast access reads, after the first data byte is driven to the bus, the column address inputs $A_1\!-\!A_0$ may be changed to a new value. A new data byte is then driven to the DQ pins no later than t_{AAP} , which is less than half the initial read access time. For fast access writes, the first write pulse defines the first write access. While \overline{CE} is LOW, a subsequent write pulse along with a new column address provides a page mode write access.

Precharge Operation

The precharge operation is an internal condition in which the memory state is prepared $\underline{\text{for}}$ a new access. Precharge is user-initiated by driving the $\overline{\text{CE}}$ signal HIGH. It must remain HIGH for at least the minimum precharge time, t_{PC} .

Precharge is also activated by changing the upper addresses, A_{16} – A_2 . The current row is first closed before accessing the new row. The device automatically detects an upper order address change, which starts a precharge operation. The new address is latched and the new read data is valid within the t_{AA} address access time; see Figure 8 on page 13. A similar sequence occurs for write cycles; see Figure 13 on page 14. The rate at which random addresses can be issued is t_{RC} and t_{WC} , respectively.


Sleep Mode

The device incorporates a sleep mode of operation, which allows the user to achieve the lowest-power-supply-current condition. It enters a low-power sleep mode by asserting the \overline{ZZ} pin LOW. Read and write operations must complete before the \overline{ZZ} pin going LOW. When \overline{ZZ} is LOW, all pins are ignored except the \overline{ZZ} pin. When \overline{ZZ} is deasserted HIGH, there is some time delay (t_{ZZEX}) before the user can access the device.

If sleep mode is not used, the \overline{ZZ} pin must be tied to V_{DD} .



Figure 2. Sleep/Standby State Diagram



Software Write Protect

The $128K \times 16$ address space is divided into eight sectors (blocks) of $16K \times 16$ each. Each sector can be individually software write-protected and the settings are nonvolatile. A unique address and command sequence invokes the write-protect mode.

To modify write protection, the system host must issue six read commands, three write commands, and a final read command. The specific sequence of read addresses must be provided to access the write-protect mode. Following the read address sequence, the host must write a data byte that specifies the desired protection state of each sector. For confirmation, the system must then write the complement of the protection byte immediately after the protection byte. Any error that occurs including read addresses in the wrong order, issuing a seventh read address, or failing to complement the protection value will leave the write protection unchanged.

The write-protect state machine monitors all addresses, taking no action until this particular read/write sequence occurs. During the address sequence, each read will occur as a valid operation and data from the corresponding addresses will be driven to the data bus. Any address that occurs out of sequence will cause the software protection state machine to start over. After the address sequence is completed, the next operation must be a write cycle. The lower data byte contains the write-protect settings. This value will not be written to the memory array, so the address is a don't-care. Rather it will be held pending the next cycle, which must be a write of the data complement to the protection settings. If the complement is correct, the write-protect settings will be adjusted. Otherwise, the process is aborted and the address sequence starts over. The data value written after the correct six addresses will not be entered into the memory.

The protection data byte consists of eight bits, each associated with the write-protect state of a sector. The data byte must be driven to the lower eight bits of the data bus, DQ₇–DQ₀. Setting a bit to '1' write-protects the corresponding sector; a 0 enables writes for that sector. The following table shows the write-protect sectors with the corresponding bit that controls the write-protect setting.

Table 1. Write Protect Sectors - 16K × 16 Blocks

Sectors	Blocks
Sector 7	1FFFFh-1C000h
Sector 6	1BFFFh-18000h
Sector 5	17FFFh-14000h
Sector 4	13FFFh-10000h
Sector 3	0FFFFh-0C000h
Sector 2	0BFFFh-08000h
Sector 1	07FFFh-04000h
Sector 0	03FFFh-00000h

The write-protect address sequence follows:

- 1. Read address 12555h
- 2. Read address 1DAAAh
- 3. Read address 01333h
- 4. Read address 0ECCCh
- 5. Read address 000FFh
- 6. Read address 1FF00h
- 7. Write address 1DAAAh
- 8. Write address 0ECCCh
- 9. Write address 0FF00h 10.Read address 00000h

The address sequence provides a secure way of modifying the protection. The write-protect sequence has a one in 3×10^{32} chance of randomly accessing exactly the first six addresses. The odds are further reduced by requiring three more write cycles, one that requires an exact inversion of the data byte. Figure 3 on page 6 shows a flow chart of the entire write-protect operation. The write-protect settings are nonvolatile. The factory default: all blocks are unprotected.

For example, the following sequence write-protects addresses from 0C000h to 13FFFh (sectors 3 and 4):

	Address	Data
Read	12555h	-
Read	1DAAAh	_
Read	01333h	_
Read	0ECCCh	_
Read	000FFh	_
Read	1FF00h	_
Write	1DAAAh	18h; bits 3 and 4 = 1
Write	0ECCCh	E7h; complement of 18h
Write	0FF00h	Don't care
Read	00000h	




Figure 3. Write-Protect State Machine



Software Write-Protect Timing

Figure 4. Sequence to Set Write-Protect Blocks [1]





Figure 5. Sequence to Read Write-Protect Settings [1]



Note


^{1.} This sequence requires $t_{AS} \ge 10$ ns and address must be stable while \overline{CE} is LOW.



SRAM Drop-In Replacement

The CY15B102N is designed to be a drop-in replacement for standard asynchronous SRAMs. The device does not require CE to toggle for each new address. CE may remain LOW indefinitely. While CE is LOW, the device automatically detects address changes and a new access begins. This functionality allows CE to be grounded, similar to an SRAM. It also allows page mode operation at speeds up to 33 MHz. Note that if CE is tied to ground, the user must be sure $\overline{\sf WE}$ is not LOW at power-up or power-down events. If \overline{CE} and \overline{WE} are both LOW during power cycles, data will be corrupted. Figure 6 shows a pull-up resistor on WE, which will keep the pin HIGH during power cycles, assuming the MCU/MPU pin tristates during the reset condition. The pull-up resistor value should be chosen to ensure the $\overline{\rm WE}$ pin tracks V_{DD} to a high enough value, so that the current drawn when WE is LOW is not an issue. A 10-k Ω resistor draws 330 μ A when $\overline{\text{WE}}$ is LOW and V_{DD} = 3.3 V. Note that software write-protect is not available if the chip enable pin is hard-wired.


Figure 6. Use of Pull-up Resistor on WE



 $\overline{\text{CE}}$ applications that require the lowest power consumption, the $\overline{\text{CE}}$ signal should be active (LOW) only during memory accesses. The CY15B102N draws supply current while $\overline{\text{CE}}$ is LOW, even if addresses and control signals are static. While $\overline{\text{CE}}$ is HIGH, the device draws no more than the maximum standby current, I_{SB}. The CY15B102N is backward compatible with the 2-Mbit FM21L16 device. There are some differences in the timing specifications. Refer to the FM21L16 datasheet.

The $\overline{\text{UB}}$ and $\overline{\text{LB}}$ byte select pins are active for both read and write cycles. They may be used to allow the device to be wired as a 256K × 8 memory. The upper and lower data bytes can be tied together and controlled with the byte selects. Individual byte enables or the next higher address line A_{17} may be available from the system processor.

Figure 7. CY15B102N Wired as 256K × 8



Endurance

The CY15B102N is capable of being accessed at least 10^{14} times – reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis. The F-RAM architecture is based on an array of rows and columns. Rows are defined by A_{16-2} and column addresses by A_{1-0} . The array is organized as 32K rows of four words each. The entire row is internally accessed once whether a single 16-bit word or all four words are read or written. Each word in the row is counted only once in an endurance calculation.

The user may choose to write CPU instructions and run them from a certain address space. Table 2 shows endurance calculations for a 256-byte repeating loop, which includes a starting address, three-page mode accesses, and a $\overline{\text{CE}}$ precharge. The number of bus clock cycles needed to complete a four-word transaction is 4 + 1 at lower bus speeds, but 5 + 2 at 33 MHz due to initial read latency and an extra clock cycle to satisfy the device's precharge timing constraint $t_{\text{PC}}.$ The entire loop causes each byte to experience only one endurance cycle. The F-RAM read and write endurance is virtually unlimited even at a 33-MHz system bus clock rate.

Table 2. Time to Reach 10 Trillion Cycles for Repeating 256-byte Loop

Bus Freq (MHz)	Bus Cycle Time (ns)	256-byte Transaction Time (μs)	Endurance Cycles/sec	Endurance Cycles/yr	Years to Reach 10 ¹³ Cycles
33	30	10.56	94,690	2.98 x 10 ¹²	33.5
25	40	12.8	78,125	2.46 x 10 ¹²	40.6
10	100	28.8	34,720	1.09 x 10 ¹²	91.7
5	200	57.6	17,360	5.47 x 10 ¹¹	182.8



Maximum Ratings

Transient voltage (< 20 ns) on any pin to ground potential2.0 V to V	_{CC} + 2.0 V
Package power dissipation capability (T _A = 25 °C)	1.0 W
Surface mount Pb soldering temperature (3 seconds)	+260 °C
DC output current (1 output at a time, 1s duration)	15 mA
Static discharge voltage Human Body Model (AEC-Q100-002 Rev. E) Charged Device Model (AEC-Q100-011 Rev. B)	
Latch-up current	> 140 mA

Operating Range

Range	Ambient Temperature (T _A)	V_{DD}
Military	–55 °C to +125 °C	2.0 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		Min	Typ [2]	Max	Unit
V_{DD}	Power supply voltage				3.3	3.6	V
I _{DD}	V _{DD} supply current	inputs toggling at CMOS levels	V _{DD} = 3.6 V, $\overline{\text{CE}}$ cycling at min. cycle time. All inputs toggling at CMOS levels (0.2 V or V _{DD} – 0.2 V), all DQ pins unloaded.		7	20	mA
I _{SB}	Standby current	$V_{DD} = 3.6 \text{ V}, \overline{\text{CE}} \text{ at } V_{DD},$	T _A = 25 °C	-	120	150	μA
		All other pins are static and at CMOS levels	T _A = 85 °C	-	-	250	μA
		$(0.2 \text{ V or V}_{DD} - 0.2 \text{ V}), \overline{ZZ} \text{ is HIGH}$	T _A = 125 °C	-	-	700	μA
I _{ZZ}		T _A = 25 °C	_	3	5	μA	
			T _A = 85 °C	_	_	8	μA
			T _A = 125 °C	_	_	20	μA
I _{LI}	Input leakage current	V _{IN} between V _{DD} and V _{SS}		_	_	<u>+</u> 1	μA
I _{LO}	Output leakage current	V _{OUT} between V _{DD} and V _{SS}	V _{OUT} between V _{DD} and V _{SS}		_	<u>+</u> 1	μA
V _{IH1}	Input HIGH voltage	V _{DD} = 2.7 V to 3.6 V		2.2	_	V _{DD} + 0.3	V
V _{IH2}	Input HIGH voltage	V _{DD} = 2.0 V to 2.7 V		0.7 × V _{DD}	_	_	V
V _{IL1}	Input LOW voltage	V _{DD} = 2.7 V to 3.6 V		-0.3	_	0.8	V
V_{IL2}	Input LOW voltage	V _{DD} = 2.0 V to 2.7 V		-0.3	_	0.3 × V _{DD}	V
V _{OH1}	Output HIGH voltage	I _{OH} = -1 mA, V _{DD} > 2.7 V	$I_{OH} = -1 \text{ mA}, V_{DD} > 2.7 \text{ V}$		_	_	V
V _{OH2}	Output HIGH voltage	I _{OH} = –100 μA		V _{DD} – 0.2	_	_	V
V _{OL1}	Output LOW voltage	I _{OL} = 2 mA, V _{DD} > 2.7 V		_	_	0.4	V
V_{OL2}	Output LOW voltage	I _{OL} = 150 μA		_	_	0.2	V

Note

^{2.} Typical values are at 25 °C, V_{DD} = V_{DD(typ)}. Not 100% tested.



Data Retention and Endurance

Parameter	Description	Test condition	Min	Max	Unit
T _{DR}	Data retention	T _A = 125 °C	11000	-	Hours
		T _A = 105 °C	11	-	Years
		T _A = 85 °C	121	-	Years
NV _C	Endurance	Over operating temperature	10 ¹³	-	Cycles

Capacitance

Parameter	Description	Test Conditions	Max	Unit
C _{I/O}	Input/Output capacitance (DQ)	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD} = V_{DD(Typ)}$	8	pF
C _{IN}	Input capacitance		6	pF
C_{ZZ}	Input capacitance of \overline{ZZ} pin		8	pF

Thermal Resistance

Parameter	Description	Test Conditions	44-pin TSOP II	Unit
Θ_{JA}	,	Test conditions follow standard test methods and procedures for measuring thermal impedance, in	_	°C/W
- 30	Thermal resistance (junction to case)	accordance with EIA/JESD51.	25	°C/W

AC Test Conditions

Input pulse levels	0 V to 3 V
Input rise and fall times (10%–90%)	<u><</u> 3 ns
Input and output timing reference levels	1.5 V
Output load capacitance	30 pF



AC Switching Characteristics

Over the Operating Range

Paran	neters ^[3]		V _{DD} = 2.0 V to 2.7 V		V _{DD} = 2.7 V to 3.6 V		
Cypress Parameter Alt Parameter		Description	Min	Max	Min	Max	Unit
SRAM Read C	ycle						•
t _{CE}	t _{ACE}	Chip enable access time	_	70	-	60	ns
t _{RC}	_	Read cycle time	105	_	90		ns
t _{AA}	_	Address access time, A ₁₆₋₂	_	105	-	90	ns
t _{OH}	t _{OHA}	Output hold time, A ₁₆₋₂	20	-	20	_	ns
t _{AAP}	_	Page mode access time, A ₁₋₀	_	40	_	30	ns
t _{OHP}	_	Page mode output hold time, A ₁₋₀	3	-	3	_	ns
t _{CA}	_	Chip enable active time	70	-	60	_	ns
t _{PC}	_	Precharge time	35	-	30	_	ns
t _{BA}	t _{BW}	UB, LB access time	_	25	-	15	ns
t _{AS}	t _{SA}	Address setup time (to CE LOW)	0	-	0	_	ns
t _{AH}	t _{HA}	Address hold time (CE Controlled)	70	-	60	_	ns
t _{OE}	t _{DOE}	Output enable access time	_	25	-	15	ns
t _{HZ} ^[4, 5]	t _{HZCE}	Chip enable to output HI-Z	_	15	-	10	ns
t _{OHZ} [4, 5]	t _{HZOE}	Output enable HIGH to output HI-Z	_	15	-	10	ns
t _{BHZ} [4, 5]	t _{HZBE}	UB, LB HIGH to output HI-Z	_	15	-	10	ns

 ^{3.} Test conditions assume a signal transition time of 3 ns or less, timing reference levels of 0.5 × V_{DD}, input pulse levels of 0 to 3 V, output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance shown in AC Test Conditions on page 10.
 4. t_{HZ}, t_{OHZ} and t_{BHZ} are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.

^{5.} This parameter is characterized but not 100% tested.



AC Switching Characteristics (continued)

Over the Operating Range

Parameters [3]			V _{DD} = 2.0	V to 2.7 V	V _{DD} = 2.7 V to 3.6 V		
Cypress Parameter	Alt Parameter	Description neter		Max	Min	Max	Unit
SRAM Write C	ycle			•			
t _{WC}	t _{WC}	Write cycle time	105	_	90	_	ns
t _{CA}	_	Chip enable active time	70	-	70	-	ns
t _{CW}	t _{SCE}	Chip enable to write enable HIGH	70	_	70	_	ns
t _{PC}	_	Precharge time	35	-	30	-	ns
t _{PWC}	_	Page mode write enable cycle time	40	-	40	-	ns
t _{WP}	t _{PWE}	Write enable pulse width	22	_	18	_	ns
t _{WP2}	t _{BW}	UB, LB pulse width	22	_	18	_	ns
t _{WP3}	t _{PWE}	WE LOW to UB, LB HIGH	22	_	18	_	ns
t _{AS}	t _{SA}	Address setup time (to CE LOW)	0	_	0	_	ns
t _{AH}	t _{HA}	Address hold time (CE Controlled)	70	_	60	_	ns
t _{ASP}	_	Page mode address setup time (to WE LOW)	8	_	5	_	ns
t _{AHP}	_	Page mode address hold time (to WE LOW)	20	-	15	_	ns
t _{WLC}	t _{PWE}	Write enable LOW to chip disabled	30	_	25	_	ns
t _{BLC}	t _{BW}	UB, LB LOW to chip disabled	30	_	25	_	ns
t _{WLA}	-	Write enable LOW to address change, A ₁₆₋₂	30	_	25	_	ns
t _{AWH}	-	Address change to write enable HIGH, A ₁₆₋₂	105	-	90	_	ns
t _{DS}	t _{SD}	Data input setup time	20	_	15	_	ns
t _{DH}	t _{HD}	Data input hold time	0	_	0	-	ns
t _{WZ} ^[6, 7]	t _{HZWE}	Write enable LOW to output HI-Z	_	10	_	10	ns
t _{WX} ^[7]	_	Write enable HIGH to output driven		_	8	_	ns
t _{BDS}	_	Byte disable setup time (to WE LOW)	8	_	5	_	ns
t _{BDH}	_	Byte disable hold time (to WE HIGH)	8	_	5	_	ns

^{6.} t_{WZ} is specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high-impedance state.
7. This parameter is characterized but not 100% tested.



Figure 8. Read Cycle Timing No. 1 ($\overline{\text{CE}}$ LOW, $\overline{\text{OE}}$ LOW)




Figure 9. Read Cycle Timing No. 2 (CE Controlled)





Figure 10. Page Mode Read Cycle Timing $^{[8]}$



Note

^{8.} Although sequential column addressing is shown, it is not required.






Figure 11. Write Cycle Timing No. 1 ($\overline{\text{WE}}$ Controlled) [9]

Figure 12. Write Cycle Timing No. 2 (CE Controlled)





Figure 13. Write Cycle Timing No. 3 ($\overline{\text{CE}}$ LOW) [9]



 $[\]begin{tabular}{ll} {\bf Note} \\ {\bf 9. \ \ \overline{OE} \ (not \ shown) \ is \ LOW \ only \ to \ show \ the \ effect \ of \ \overline{WE} \ on \ DQ \ pins.} \end{tabular}$



Figure 14. Write Cycle Timing No. 4 (CE LOW) [10]





Figure 15. Page Mode Write Cycle Timing



Note 10. $\overline{\text{UB}}$ and $\overline{\text{LB}}$ to show byte enable and byte masking cases.




Power Cycle and Sleep Mode Timing

Over the Operating Range

Parameter	Description	Min	Max	Unit
t _{PU}	Power-up (after V _{DD} min. is reached) to first access time	1	-	ms
t _{PD}	Last write (WE HIGH) to power down time	0	-	ms
t _{VR} ^[11]	V _{DD} power-up ramp rate	50	-	μs/V
t _{VF} ^[11]	V _{DD} power-down ramp rate	100	-	μs/V
t _{ZZH}	ZZ active to DQ HI-Z time	-	20	ns
t_{WEZZ}	Last write to sleep mode entry time	0	-	μs
t _{ZZL}	ZZ active LOW time	1	-	μs
t _{ZZEN}	Sleep mode entry time (ZZ LOW to CE don't care)	-	0	μs
t _{ZZEX}	Sleep mode exit time (ZZ HIGH to 1st access after wakeup)	-	500	μs

Figure 16. Power Cycle and Sleep Mode Timing



Note

^{11.} Slope measured at any point on the $\ensuremath{V_{DD}}$ waveform.



Functional Truth Table

CE	WE	A ₁₆₋₂	A ₁₋₀	ZZ	Operation [12, 13]
Х	X	Х	Χ	L	Sleep Mode
Н	Х	Х	Χ	Н	Standby/Idle
Ļ L	H H	V V	V V	H	Read
L	Н	No Change	Change	Н	Page Mode Read
L	Н	Change	V	Н	Random Read
Ļ	L L	V V	V V	НН	CE-Controlled Write ^[13]
L	↓	V	V	Н	WE-Controlled Write [13, 14]
L	↓	No Change	V	Н	Page Mode Write ^[15]
↑ L	X X	X X	X X	H	Starts precharge

Byte Select Truth Table

WE	OE	LB	UB	Operation [16]
Н	Н	Х	Х	Read; Outputs disabled
	Х	Н	Н	
Н	L	Н	L	Read upper byte; HI-Z lower byte
		L	Н	Read lower byte; HI-Z upper byte
		L	L	Read both bytes
L	Х	Н	L	Write upper byte; Mask lower byte
		L	Н	Write lower byte; Mask upper byte
		L	L	Write both bytes

^{12.} H = Logic HIGH, L = Logic LOW, V = Valid Data, X = Don't Care, ↓ = toggle LOW, ↑ = toggle HIGH.

13. For write cycles, data-in is latched on the rising edge of CE or WE, whichever comes first.

14. WE-controlled write cycle begins as a Read cycle and then A₁₆₋₂ is latched.

^{15.} Addresses A₁₋₀ must remain stable for at least 15 ns during page mode operation.

16. The UB and LB pins may be grounded if 1) the system does not perform byte writes and 2) the device is not configured as a 256K × 8.




Ordering Information

Access Time (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
60	CY15B102N-ZS60XMT	51-85087	44-pin TSOP II with software WP, sleep mode	Military
	CY15B102N-ZS60XM			

All the above parts are Pb-free.


Ordering Code Definitions





Package Diagram

Figure 17. 44-pin TSOP II (18.4 × 10.2 × 1.194 mm) Package Outline, 51-85087



51-85087 *F



Acronyms

Acronym	Description
UB	upper byte
LB	lower byte
CE	chip enable
CMOS	complementary metal oxide semiconductor
EIA	Electronic Industries Alliance
F-RAM	ferroelectric random access memory
I/O	input/output
OE	output enable
RoHS	Restriction of Hazardous Substances
RW	read and write
SRAM	static random access memory
TSOP	thin small outline package
WE	write enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	Degrees Celsius
Hz	hertz
kHz	kilohertz
kΩ	kilohms
MHz	megahertz
ΜΩ	megaohms
μΑ	microamperes
μF	microfarads
μS	microseconds
mA	milliamperes
ms	milliseconds
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
V	volts
W	watts



Document History Page

	Document Title: CY15B102N, 2-Mbit (128K × 16) Military F-RAM Document Number: 002-28674						
Rev.	ECN No.	Submission Date	Description of Change				
**	6697719	10/11/2019	New data sheet.				
*A	7146668	05/27/2021	Changed status from Summary to Final. Updated Ordering Information: Updated part numbers. Updated Package Diagram: spec 51-85087 – Changed revision from *E to *F. Updated to new template.				



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless Connectivity

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Microcontrollers

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

cypress.com/memory

cypress.com/memory

cypress.com/mcu

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb

cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2019–2021. This document is the property of Cypress Semiconductor Corporation, an Infineon Technologies company, and its affiliates ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose

Cypress, the Cypress logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, Traveo, WICED, and ModusToolbox are trademarks or registered trademarks of Cypress or a subsidiary of Cypress in the United States or in other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-28674 Rev. *A Revised May 27, 2021 Page 22 of 22