

CoolGaN[™] Integrated Power Stage (IPS) IGI60L5050A1M

500 m Ω / 600 V GaN half-bridge with level-shift gate drivers

Features

- Two 500 m Ω GaN switches in half-bridge configuration with integrated high- and low-side gate drivers
 - Source / sink driving current +0.29 A / -0.7 A
 - Application-configurable turn-on and turn-off speed
 - Integrated ultra-fast low-resistance bootstrap diode
- Fast input-to-output propagation (typ. 98 ns) with extremely small channel-tochannel mismatch
- PWM input signal
- Standard logic input levels compatible with digital controllers
- Single gate driver supply voltage (typ. 12 V) with fast UVLO recovery
- · Low-side open source for current sensing with external shunt resistor
- Thermally enhanced 6 x 8 mm TFLGA-27 package
- Product is fully qualified acc. JEDEC for Industrial Applications

Description

IGI60L5050A1M combines a half-bridge power stage consisting of two 500 m Ω (typ. R_{dson}) / 600 V enhancementmode CoolGaNTM HEMTs with integrated gate drivers in a small 6 x 8 mm TFLGA-27 package. In the low-to-medium power area (example configuration in **Figure 1**), it is thus ideally suited to support the design of high-density motor drives and SMPS utilizing the superior switching behavior of CoolGaNTM power switches.

Infineon's CoolGaN[™] and related power switches provide a very robust gate structure. When driven by a continuous gate current of a few mA in the "on" state, a minimum on-resistance R_{dson} is always guaranteed.




Figure 1 Typical configuration circuit





Final Datasheet



Due to the GaN-specific low threshold voltage and the fast switching transients, a negative gate drive voltage is required in certain applications to both enable fast turn-off and avoid cross-conduction effects. This can be achieved by the well-known RC interface between driver and switch. A few external SMD resistors and caps enable easy adaptation to different power topologies.

The driver utilizes Infineon's SOI-techonology to achieve an excellent ruggedness and noise immunity with capability to maintain operational logic at negative gate voltages. The floating channel can be used to drive the high side GaN die with integrated bootstrap configuration.

Applications

- Low power motor drives
- Low power SMPS

Power Topologies

- Digital controller based AC/DC, DC/DC and DC/AC topologies
- Single-phase or multiphase two-level inverters
- LLC or LCC resonant converters
- Single or interleaved synchronous buck or boost converter

Product Versions

Table 1CoolGaN[™] power stage product overview

Part Number / Ordering code	OPN	Package	Typ. R _{dson} high- / low-side	Marking
IGI60L5050A1M	IGI60L5050A1MXUM A1	PG-TFLGA-27-2 6 x 8 mm	500 mΩ / 500 mΩ	60L5050A



Table of contents

Tab	e of contents	3
1	Pin configuration and description	4
2	Functional description	5
2.1	Block Diagram	5
2.2	Power supply	6
2.3	Undervoltage Lockout (UVLO)	6
2.4	CoolGaN™ output stage	6
3	Characteristics	7
3.1	Absolute maximum ratings	7
3.2	Thermal characteristics	8
3.3	Recommended operating range	8
3.4	Electrical characteristics	9
3.5	Timing diagrams and undervoltage lockout	13
4	Driving CoolGaN [™] HEMTs	15
5	Typical GaN switch characteristics	17
6	Package information	21
7	Appendix	24
8	References	25
Revi	sion history	26



Pin configuration and description 1 19 18 17 16 20 GH 15 DH 14 OUTH 21 DH 13 sw 22 DH SW VB 23 12 N.C. TFLGA 6 x 8 VDD 24 11 N.C. SL 10 OUTL 25 INH 26 9 N.C. INL 27 8 сом GL 4



Table 2Pin description

	•	
Pin No.	Symbol	Description
1 - 7	SL	Source connection low-side switch
8	GL	Gate connection low-side switch
10	OUTL	Driver output low-side
13 - 15	DH	Drain connection high-side switch
16 - 19	SW	Half-bridge output (switching node)
22	SW	Must be connected to switch node at PCB level ¹
20	GH	Gate connection high-side switch
21	OUTH	Driver output high-side
23	VB	High-side gate drive floating supply
24	VDD	Low-side and logic supply voltage
25	INH	Input signal (default state "Low"); controls high-side switch
26	INL	Input signal (default state "Low"); controls low-side switch
27	СОМ	Low-side gate drive return
9,11,12	N.C.	Not connected pin

¹ Straight trace from Pin 22 to SW exposed pad.



2 Functional description

2.1 Block Diagram

A simplified functional block diagram of the CoolGaN[™] Power Stage is given in Figure 3.




Figure 3 Block Diagram IGI60L5050A1M



2.2 Power supply

The power stage requires a ground-related V_{DD} supply for the low-side driver. The high-side driver is supplied by V_B in bootstrap configuration with integrated bootstrap diode. Independent Undervoltage Lockout (UVLO) functions for both VDD and VB voltages ensure a defined start-up and robust functionality under all operating conditions. VDD has to be supplied by typical 12 V related to the source of the low-side GaN switch.

2.3 Undervoltage Lockout (UVLO)

The Undervoltage Lockout function ensures that the gate drive outputs can be switched to their high level only, if both VDD and VB supply voltages exceed the corresponding UVLO threshold voltages. Thus it can be guaranteed, that the GaN switches are in "off" state, if the driving voltage is too low for complete and fast switching on, thereby avoiding excessive power dissipation and keeping the switch transistors within their safe operating area (SOA). The UVLO levels for the low-side supply voltage V_{DD} and high-side bootstrap voltage V_B are set to a typical "on"-value of 8.9 V (with 0.9 V hysteresis).

2.4 CoolGaN[™] output stage

The output stage consists of two CoolGaNTM 600 V switches in half-bridge configuration. The switches are characterized by a typical R_{dson} of 500 m Ω @ 25 °C. And thanks to the current driving concept, this value increases by a comparably moderate 85 % @ 150 °C. As typical for GaN, gate and output charges are very small and there is no reverse recovery charge due to the lack of a physical body diode (for more information please refer to [1]).



3 Characteristics

3.1 Absolute maximum ratings

The absolute maximum ratings are listed in **Table 3**. Stresses beyond these values may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Symbol	Va	alues	Unit	Note or Test Conditions
		Min.	Max.	-	
Voltage between output pins	VDHSW	_	600	V	
DH, SW and SL	Vswsl	_	600	V	$V_{GHSH} = 0 V, V_{GLSL} = 0 V$
Drain-to-source voltage pulsed	V _{DS,pulse}	_	750 ¹	V	$T_J = 25^{\circ}C, V_{GS} \le 0 V,$ cumulated stress time $\le 1h$
		_	650	V	$T_J = 125^{\circ}C, V_{GS} \le 0 V,$ cumulated stress time $\le 1h$
Continuous drain current ²	ID	_	3.9	А	T _{Case} = 25°C
		_	3.3	А	T _{Case} = 100°C
Pulsed drain current ³	I _{D,pulse}	_	6.4	А	T _{Case} = 25°C
		_	5.04	А	T _{Case} = 100°C
Voltage at pin VDD	V _{DD}	-1	24	V	with respect to SL
Voltage at pin VB	VB	-1	24	V	with respect to SW
Voltage at pins INL, INH	V _{IN}	-5	V _{DD} + 0.5	V	
Junction temperature	TJ	- 40	150	°C	
Storage temperature	Ts	- 55	150	°C	
Soldering temperature	T _{sold}	_	260	°C	reflow/wave soldering ⁵
ESD capability	Vesd_hbm	_	2.0	kV	Human Body Model ⁶
	Vesd_cdm	—	1.0	kV	Charged Device Model ⁷

Table 3Absolute maximum ratings

⁷ Acc. to ANSI/ESDA/JEDEC JS-002

¹ Acc to JEDEC-JEP180

 $^{^{\}rm 2}$ Limited by $T_{\rm jmax}.$ Maximum Duty Cycle D=0.4

³ Limits derived from product characterization, parameter not measured during production

⁴ Parameter is influenced by reliability requirements. Please contact the local Infineon Sales Office to get an assessment of your application

⁵ Acc. to JESD22A111

 $^{^6}$ Acc. to ANSI/ESDA/JEDEC JS-001 (discharging 100 pF capacitor through 1.5 k Ω resistor)



3.2 Thermal characteristics

Table 4Thermal characteristics

Parameter	Symbol		Values		Unit	Note or Test	
		Min. Typ.		Max.		Conditions	
Thermal resistance junction-board	RthjB	_	8.3	_	°C/W	Device mounted on 2s2p 4-layer PCB with 600 mm ² total cooling area	
Thermal characterization parameter junction-top ¹	Ψ _{thJT}	_	3.3	_	°C/W	Device mounted on 2s2p 4-layer PCB with 600 mm ² total cooling area	
Thermal resistance junction- ambient	RthJA	_	57	_	°C/W	Device mounted on 2s2p 4-layer PCB with 600 mm ² total cooling area	

3.3 Recommended operating range

Table 5 Recommended operating range

Parameter	Symbol		Values		Unit	Note or Test
		Min.	Тур.	Max.		Conditions
Low-side output voltage	Vdd	10	12	20	V	min. defined by UVLO
High-side floating well supply voltage	V _{BS}	10	12	20	V	min. defined by UVLO
Bootstrap voltage	VB	V _{SW} + 10	_	V _{SW} + 20	V	
Logic input voltage at pins INL and INH	Vin	-4	_	V _{DD}	V	
Gate current, continuous ^{2 3}	I _{G, avg}	_	—	2.6	mA	
Junction temperature	TJ	-40	_	1254	°C	

⁴ Continuous operation above 125°C may reduce lifetime

¹ Ψ_{thJT} is derived under natural convection conditions and provides a correlation between the junction temperature and the temperature on the package's top surface.

² Parameter is influenced by rel-requirements. Contact the local Infineon Sales Office to get an assessment of your application.

³ We recommend to use RC interface gate drive to optimize the device performance. Please see gate drive application note for details.



3.4 Electrical characteristics

Unless otherwise noted, min/max values of characteristics are the lower and upper limits, resp. They are valid within the full operating range. All values are given at $T_J = 25$ °C with ($V_{DD} - V_{SL}$) = ($V_B - V_{SW}$) = 15 V.

Table 6Static gate driver electrical characteristics
--

Parameter	Symbol		Values		Unit	Note or Test Conditions
		Min.	Тур.	Max.		
V _{BS} supply undervoltage lockout turn-on threshold	V_{BSUV^+}	8.2	8.9	9.6	V	
V _{BS} supply undervoltage lockout turn-off threshold	V _{BSUV} -	7.3	8.0	8.7	V	
V _{BS} supply undervoltage hysteresis	V _{BSUVHY}	_	0.9	_	V	
V _{DD} supply undervoltage lockout turn-on threshold	V _{dduv+}	8.2	8.9	9.6	V	
V _{DD} supply undervoltage lockout turn-off threshold	V _{dduv-}	7.3	8.0	8.7	V	
V _{DD} supply undervoltage hysteresis	V _{dduvhy}	_	0.9	_	V	
High-side gate driver leakage current	I _{LK}	_	1	_	uA	$V_{B} = V_{SW} = 600 \text{ V}$
Quiescent V _{BS} supply current	I _{QBS}	_	160	245	uA	V _{IN} = 0V or 5V
Quiescent V _{DD} supply current	I _{QCC}	_	400	650	uA	
High level output voltage drop, $V_{DD} - V_{OUTL}, V_B - V_{OUTH}$	V _{OH}	_	0.05	0.2	V	l _o =2 mA
Low level output voltage drop, $V_{OUTL} - V_{SL}$, $V_{OUTH} - V_{SW}$	V _{OL}	_	0.02	0.1	V	
Peak output current turn-on ¹	I _{o+}	_	290	_	mA	$V_0 = 0 V$, PW $\leq 10 \mu s$
Peak output current turn-off ¹	I ₀₋	_	700	_	mA	V_0 = 15 V, PW ≤ 10 µs
Logic "1" input voltage (rising edge)	V _{IH}	1.7	2.1	2.4	V	V _{DD} =10 V to 20 V
Logic "0" input voltage (falling edge)	V _{IL}	0.7	0.9	1.1	V	



Gate driver input pin current output high	I _{IN+}	_	25	60	μΑ	V _{IN} = 5 V
Gate driver input pin current output low	I _{IN-}	_	_	5	μΑ	V _{IN} low
Bootstrap diode forward voltage between VDD and VB	V _{FBSD}	_	1	1.2	V	I _F =0.3 mA
Bootstrap diode forward current between VDD and VB	I _{FBSD}	50	80	130	mA	V _{DD} -V _B =4 V
Bootstrap diode resistance	R _{bsd}	15	36	54	Ω	

Table 7 Dynamic gate driver electrical characteristics (see Figure 4)

All values are given at $T_J = 25$ °C with ($V_{DD} - V_{SL}$) = ($V_B - V_{SW}$) = 15 V and C_L = 1000 pF unless otherwise specified.

Parameter	Symbol		Values	Unit	Note or Test		
		Min.	Тур.	Max.		Conditions	
Turn-on propagation delay	t _{on}	_	90	110	ns	$Vin = 5V, V_{SL} = 0V$	
Turn-off propagation delay	t _{off}	_	90	110	ns	$Vin = 5V, V_{SL} = 0 V$	
Turn-on rise time	t _R	_	70	170	ns	$Vin = 5V, V_{SL} = 0 V$	
Turn-off fall time	t⊧	_	35	90	ns	$Vin = 5V, V_{SL} = 0 V$	
Delay matching time (HS & LS turn-on/off) ¹	МТ	_	_	10	ns		

¹ Parameter not subject to production test. Parameter guaranteed by design and characterization.



Table 8 Output characteristics GaN switches

Parameter	Symbol		Values		Unit	Note or Test Conditions
		Min.	Тур.	Max.		
R _{dson} high-side	Rdshs	_	500	650	mΩ	$I_G = 2.6 \text{ mA}, I_D = 0.8 \text{ A},$ $T_J = 25^{\circ}\text{C}$
		_	1000	_	mΩ	$I_G = 2.6 \text{ mA}, I_D = 0.8 \text{ A},$ $T_J = 150^{\circ}\text{C}$
Rdson low-side	R _{dsls}	_	500	650	mΩ	$I_G = 2.6 \text{ mA}, I_D = 0.8 \text{ A},$ $T_J = 25^{\circ}\text{C}$
		_	1000	_	mΩ	$I_G = 2.6 \text{ mA}, I_D = 0.8 \text{ A},$ $T_J = 150^{\circ}\text{C}$
Drain-source leakage current	lleakhs, lleakis	_	0.1	_	μA	V _{DS} = 600 V, T _J = 25°C
		_	2.0	_	μA	$V_{DS} = 600 \text{ V}, \text{ T}_{J} = 150^{\circ}\text{C}$
Total gate charge (per switch) ¹	Q _G	_	0.58	—	nC	$I_{G} = 0$ to 1.0 mA, V _{DH} = 400 V, $I_{D} = 0.8$ A

Table 9 Static characteristics GaN switches

Parameter	Symbol	Values			Unit	Note or Test Condition	
		Min.	Тур.	Max.			
Gate threshold voltage	V _{GS} (th)	0.9 0.7	1.2 1.0	1.6 1.4	V V	$\begin{split} I_{DS} &= 0.26 \text{ mA}, \text{ V}_{DS} = 10 \text{ V}, \\ T_{j} &= 25 ^{\circ}\text{C} \\ I_{DS} &= 0.26 \text{ mA}, \text{ V}_{DS} = 10 \text{ V}, \\ T_{j} &= 125 ^{\circ}\text{C} \end{split}$	
Gate-source reverse clamping voltage	$V_{GS, clamp}$	-	_	-8	V	I_{GSS}^2 = -1 mA, T_j =25 °C	
Gate resistance	R _{G,int}	_	1.31		Ω	LCR impedance measurement	

¹ Verified by design / characterization, not tested in production

² Gate-Source leakage current



Table 10 Dynamic characteristics GaN switches

Parameter	Symbol	Values		Unit	Note or Test Condition	
		Min.	Тур.	Max.		
Input capacitance	Ciss	_	37.8	_	pF	V _{GS} = 0 V, V _{DS} = 400 V; f = 1MHz
Output capacitance	Coss	_	7.2	_	pF	V _{GS} = 0 V, V _{DS} = 400 V; f = 1MHz
Reverse transfer capacitance	C _{rss}	_	0.03	_	pF	V _{GS} = 0 V, V _{DS} = 400 V; f = 1MHz
Effective output capacitance, energy related ¹	C _{o(er)}	_	8.0		рF	$V_{GS} = 0 V, V_{DS} = 0 to 400 V$
Effective output capacitance, time related ²	C _{o(tr)}	—	10.2		pF	$V_{GS} = 0 V, V_{DS} = 0 to 400 V$
Output charge	Q _{oss}	—	4.1	_	nC	V _{DS} = 0 to 400 V

Table 11 Reverse conduction characteristics

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Source-Drain reverse voltage	V _{SD}	—	2.2	2.5	V	$V_{GS} = 0V, I_{SD} = 0.8 A$
Pulsed current, reverse	I _{S,pulse}	—	_	6.0	A	I _G = 2.6mA
Reverse recovery charge	Q _{rr} ³	—	0	_	nC	I _{SD} = 0.8 A, V _{DS} = 400V
Reverse recovery time	trr	—	0	_	ns	
Peak reverse recovery current	Irrm	—	0	_	A	

 $^{^1\,}C_{\text{o(er)}}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 400 V

 $^{^2}$ C_{o(tr)} is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 400 V 3 Excluding Q_{oss}



3.5 Timing diagrams and undervoltage lockout

The relationships between the input digital signal INL, INH and the gate signals OUTH, OUTL are illustrated below in **Figure 4.** From this figure, we can see the definitions of several timing parameters (i.e. t_{ON} , t_{OFF} , t_{R} , and t_{F}) associated with this device.




Figure 4 Propagation delay, rise and fall time

IGI60L5050A1M is designed with propagation delay matching circuity. With this feature, the integrated gate driver IC's response at the output to a signal at the input requires approximately the same time duration (i.e., tON, tOFF) for both the low-side channels and the high-side channels as shown in **Figure 5**. The maximum difference is specified by the delay matching parameter (MT). The propagation turn-on delay (t_{ON}) of the integrated gate driver is matched to the propagation turn-off delay (t_{OFF}).




Figure 5 Delay matching waveform definition

IGI60L5050A1M provides undervoltage lockout protection on both the V_{DD} (logic and low-side circuitry) power supply and the V_{BS} (high-side circuitry) power supply. Figure 6 is used to illustrate this concept; V_{DD} (or V_{BS}) is plotted over time and as the waveform crosses the UVLO threshold ($V_{DDUV+/-}$ or $V_{BSUV+/-}$) the undervoltage protection is enabled or disabled.

Upon power-up, should the V_{DD} voltage fail to reach the V_{DDUV+} threshold, the IC won't turn-on. Additionally, if the V_{DD} voltage decreases below the V_{DDUV-} threshold during operation, the undervoltage lockout circuitry will recognize a fault condition and shutdown the high and low-side gate drive outputs. The same behavior is valid for V_{BS} .



The UVLO protection ensures that the IC drives the external power devices only when the gate supply voltage is sufficient to fully enhance the power devices. Without this feature, the gates of the external power switch could be driven with a low voltage, resulting in the power switch conducting current while the channel impedance is high; this could result in very high conduction losses within the power device and could lead to power device failure.




Figure 6 UVLO behavior, start-up and deactivation time (unloaded output)



4 Driving CoolGaN[™] HEMTs

Although Gallium Nitride High Electron Mobility Transistors (GaN HEMTs) with ohmic connection to a pGaN gate are robust enhancement-mode ("normally-off") devices, they differ significantly from MOSFETs. The gate module is not isolated from the channel, but behaves like a diode with a forward voltage V_F of 3 to 4 V. Equivalent circuit and typical gate input characteristic are given in **Figure 7**. In the steady "on" state a continuous gate current is required to achieve stable operating conditions. The switch is "normally-off", but the threshold voltage V_{th} is rather low (~ +1 V). This is why in many applications a negative gate voltage $-V_N$, typically in the range of several Volts, is required to safely keep the switch "off" (**Figure 7b**).




Figure 7 Equivalent circuit (a) and gate input characteristics (b) of typical normally-off GaN HEMT

Obviously the transistor in **Figure 7** cannot be driven like a conventional MOSFET due to the need for a steady-state "on" current I_{ss} and a negative "off" voltage $-V_N$. While an I_{ss} of a few mA is sufficient, fast switching transients require gate charging currents I_{on} and I_{off} in the 1 A range. To avoid a dedicated driver with 2 separate "on" paths and bipolar supply voltage, the solution depicted in **Figure 8** is usually chosen, combining a standard gate driver with a passive RC circuit to achieve the intended behavior. The high-current paths containing the small gate resistors R_{on} and R_{off}, respectively, are connected to the gate via a coupling capacitance C_c. C_c is chosen to have no significant effect on the dynamic gate currents I_{on} and I_{off}. In parallel to the high-current charging path the much larger resistor R_{ss} forms a direct gate connection to continuously deliver the small steady-state gate current I_{ss}. In addition, C_c can be used to generate a negative gate voltage. Obviously, in the "on"-state C_c is charged to the difference of driver supply V_{DD} and diode voltage V_F. When switching off, this charge is redistributed between C_c and C_{Gs} and causes an initial negative V_{Gs} of value:

$$V_N = \frac{C_C \cdot (V_{DD} - V_F) - Q_G}{C_C + C_{GS}}$$
(2)

(with Q_G denoting the total gate charge $Q_{GS} + Q_{GD} 0.7 \text{ nC}$) V_N can thus be controlled by proper choice of V_{DD} and C_C . During the "off" state the negative V_{GS} decreases, as C_C is discharged via R_{SS} . The associated time constant cannot be chosen independently, but is related to the steady-state current and is typically in the 1 μ s range. The negative gate voltage at the end of the "off" phase (V_{Nf} in **Figure 8b**) thus depends on the "off" duration. It lowers the effective driver voltage for the following switching-on event, resulting in a slight dependence of switching dynamics on frequency and duty cycle. However, in most applications the impact of this effect is negligible.

Another situation requires attention, too. If there is by any reason a longer period with both switches of a half-bridge in "off"-state (e.g. during system start-up, burst mode operation etc.), both capacitors C_{c} will be discharged. That



means, for the first switching pulse after such an extended non-switching period no negative voltage is available. To avoid instabilities due to spurious turn-on effects in such a situation, C_c should not be chosen lower than 1.5 nF.




Figure 8 Equivalent circuit of GaN switch with RC gate drive (a) and gate-to-source voltage V_{GS} (b)

In the topology of **Figure 8** often a single resistor R_{tr} can be used for setting the maximum transient charging and discharging current. If this is not acceptable by any reason, an additional resistor R_{off} with series diode in parallel with R_{tr} can be used to realize independent gate impedances for the "on" and "off" transient, respectively.

All relevant driving parameters are easily programmable by choosing V_{DD} , R_{ss} , R_{tr} , R_{off} and C_C according to the relations

$$V_N = \frac{C_C \cdot (V_{DD} - V_F) - Q_G}{C_C + C_{GS}}$$

$$I_{ss} = \frac{V_{DD} - V_F}{R_{ss}}, \qquad I_{on,max} \sim \frac{V_{DD} - V_{Nf}}{R_{tr}}, \qquad I_{off,max} \sim \frac{(V_{th} + V_N) \cdot (R_{off} + R_{tr})}{R_{off} \cdot R_{tr}}$$

The main guidelines for dimensioning gate drive parameters are as follows:

- V_N must always be positive; a target value of 2 V in soft-switching and 4 V to 5 V in hard-switching systems is recommended
- The target value of Iss is around 1 mA, Rss has to be chosen accordingly
- R_{tr} sets the transient speed for a hard switching "on" event. For soft switching systems R_{tr} is anyway uncritical.
- If a separate R_{off} is used, it should guarantee sufficient damping of oscillations in the gate loop.

For more information regarding how to drive GaN HEMT refer to [2][3].


(3)





5 Typical GaN switch characteristics

The following graphs refer to a single GaN switch.








Figure 10 Typical drain-source on-resistance




Figure 11 Typical gate characteristics forward and reverse




Figure 12 Typical channel reverse characterisitics








Figure 13 Safe Operating Area (SOA)




Figure 14 Terminal capacitances and output charge (single switch)






Figure 15 Typical output energy (single switch)






Figure 16 TFLGA-27-2 6x8 PCB footrint






Figure 17 TFLGA-27-2 6x8 pakcage outline






Figure 18 Tape and reel dimensions



7 Appendix

PCB footpriont and Altium file for the reference PCB design can be found in the <u>CoolGaN[™] Half-bridge</u>
 <u>IPS</u> webpage (product registration is needed to access the design files)

II. Related Links

IFX CoolGaN[™] webpage: <u>www.infineon.com/why-coolgan</u>

IFX CoolGaN[™] reliability white paper: <u>www.infineon.com/gan-reliability</u>

IFX CoolGaN[™] applications information:

www.infineon.com/gan-in-server-telecom

www.infineon.com/gan-in-wirelesscharging

www.infineon.com/gan-in-adapter-charger



8 References

- [1] <u>CoolGaN[™] application note</u>
- [2] <u>Driving CoolGaN™ 600 V high electron mobility transistors</u>
- [3] Quick-reference guide to driving CoolGaN[™] GIT HEMTs 600V



Revision history

Document version	Date of release	Description of changes	
V 1.0	2023-02-09	First release	
V 1.1	2023-06-29	Editorial update	

Other Trademarks All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: <u>erratum@infineon.com</u>

Published by Infineon Technologies AG 81726 München, Germany © 2021 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (<u>www.infineon.com</u>).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems reintended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.