CoolSiC™

PG-TO263-7

400V CoolSiC™ G2 MOSFET



Features

- Ideal for high frequency switching and synchronous rectification
- Commutation robust fast body diode with low Q_{fr}
- Low $R_{DS(on)}$ dependency on temperature
- Benchmark gate threshold voltage, $V_{GS(th)}$ = 4.5 V
- Recommended gate driving voltage 0 V to 18 V
- .XT interconnection technology for best-in-class thermal performance
- 100% avalanche tested



Potential applications

- SMPS
- Solar PV inverters
- Energy storage, UPS and battery formation
- Class-D audio
- Motor drives

Product validation

Fully qualified according to JEDEC for Industrial Applications



Table 1 Key Performance Parameters

Parameter	Value	Unit
V_{DS}	400	V
$R_{DS(on),typ}$	36.4	mΩ
I_D	50	A
Q_{oss}	42	nC
E_{oss}	3.0	µJ
Q_G	26	nC

Type/Ordering Code	Package	Marking	Related Links
IMBG40R036M2H	PG-TO263-7	40R036M2	-

Table of Contents

1 Maximum ratings

at T_A=25 °C, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Continuous drain current [1]	I_D	-	-	50 36 7.6	A	V_{GS}=18 V, T_C=25 °C V_{GS}=18 V, T_C=100 °C V_{GS}=18 V, T_A=25 °C, R_{THJA}=40 °C/W [2]
Pulsed drain current [3]	$I_{D,pulse}$	-	-	150	A	T_C=25 °C
Avalanche energy, single pulse [4]	E_{AS}	-	-	66	mJ	I_D=11.1 A, R_{GS}=25 Ω
Avalanche energy, repetitive	E_{AR}	-	-	0.33	mJ	I_D=11.1 A, R_{GS}=25 Ω
Gate source voltage (static)	$V_{GS,DC}$	-7	-	23	V	-
Gate source voltage (transient)	$V_{GS,AC}$	-10	-	25	V	t_{pulse} ≤500 ns, duty cycle ≤ 1%
Power dissipation	P_{tot}	-	-	167 3.8	W	T_C=25 °C T_A=25 °C, R_{THJA}=40 °C/W [2]
Storage temperature	T_{stg}	-55	-	150	°C	-
Operating junction temperature	T_j	-55	-	175	°C	-

[1] Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at 25°C. For higher case temperature please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.

[2] Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm^2 (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

[3] See Diagram 3 for more detailed information.

[4] See Diagram 19 for more detailed information.

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	-	0.9	°C/W	-
Thermal resistance, junction - ambient, 6 cm² cooling area [5)]	R_{thJA}	-	-	40	°C/W	-

[5)] Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm^2 (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.

3 Operating range

Table 4 Operating range

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Recommended turn-on voltage	$V_{GS(on)}$	-	18	-	V	-
Recommended turn-off voltage	$V_{GS(off)}$	-	0	-	V	-

4 Electrical characteristics

at T_j=25 °C, unless otherwise specified

Table 5 Static characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	400	-	-	V	V_{GS}=0 V, I_D=0.4 mA
Gate threshold voltage [6]	$V_{GS(th)}$	3.5	4.5	5.6	V	V_{DS}=V_{GS}, I_D=4 mA
Zero gate voltage drain current	I_{DSS}	-	1 2	75 -	µA	V_{DS}=400 V, V_{GS}=0 V, T_j=25 °C V_{DS}=400 V, V_{GS}=0 V, T_j=175 °C
Gate-source leakage current	I_{GSS}	-	1	100	nA	V_{GS}=20 V, V_{DS}=0 V
Drain-source on-state resistance	$R_{DS(on)}$	-	36.4 52.5 44.6	45.7 - -	mΩ	V_{GS}=18 V, I_D=11.1 A, T_j=25 °C V_{GS}=18 V, I_D=11.1 A, T_j=175 °C V_{GS}=15 V, I_D=11.1 A, T_j=25 °C
Gate resistance	R_G	-	5.5	8.3	Ω	-

[6] Tested after 1ms pulse at V_{GS} = +20V.

Table 6 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	870	1170	pF	V_{GS}=0 V, V_{DS}=200 V, f=1 MHz
Output capacitance	C_{oss}	-	120	-	pF	V_{GS}=0 V, V_{DS}=200 V, f=1 MHz
Reverse transfer capacitance	C_{rss}	-	10	-	pF	V_{GS}=0 V, V_{DS}=200 V, f=1 MHz
Effective output capacitance, energy related [7]	$C_{o(er)}$	-	150	-	pF	V_{GS}=0 V, V_{DS}=0...200 V
Effective output capacitance, time related [8]	$C_{o(tr)}$	-	210	-	pF	I_D=constant, V_{GS}=0 V, V_{DS}=0...200 V
Turn-on delay time [9]	$t_{d(on)}$	-	13.0	-	ns	V_{DD}=200 V, V_{GS}=0...18 V, I_D=11.1 A, $R_{G,ext}$=1.8 Ω
Rise time [9]	t_r	-	11.9	-	ns	V_{DD}=200 V, V_{GS}=0...18 V, I_D=11.1 A, $R_{G,ext}$=1.8 Ω
Turn-off delay time [9]	$t_{d(off)}$	-	17.9	-	ns	V_{DD}=200 V, V_{GS}=18...0 V, I_D=11.1 A, $R_{G,ext}$=1.8 Ω
Fall time [9]	t_f	-	8.1	-	ns	V_{DD}=200 V, V_{GS}=18...0 V, I_D=11.1 A, $R_{G,ext}$=1.8 Ω

[7] $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 200 V.

[8] $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 200 V.

[9] Refer to Table 9 for test setup.

Table 7 Gate Charge Characteristics [10)]

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	7	-	nC	V_{DD}=200 V, I_D=11.1 A, V_{GS}=0 to 18 V
Gate to drain charge	Q_{gd}	-	5.4	-	nC	V_{DD}=200 V, I_D=11.1 A, V_{GS}=0 to 18 V
Gate charge total	Q_g	-	26	-	nC	V_{DD}=200 V, I_D=11.1 A, V_{GS}=0 to 18 V
Gate charge total, sync. FET	$Q_{g(sync)}$	-	24	-	nC	V_{DS}=0.1 V, V_{GS}=0 to 18 V
Output charge	Q_{oss}	-	42	-	nC	V_{DS}=200 V, V_{GS}=0 V
Output Energy	E_{oss}	-	3.0	-	µJ	V_{DS}=200 V, V_{GS}=0 V

[10)] As per JEP192, Guidelines for Gate Charge (Q_G) Test Method for SiC MOSFET.

Table 8 Reverse diode characteristics

Parameter	Symbol	Values			Unit	Note/ Test Condition
		Min.	Typ.	Max.		
Diode continuous forward current	I_S	-	-	24	A	T_C=25 °C
Diode pulse current	$I_{S,pulse}$	-	-	150	A	T_C=25 °C, t_{pulse}≤250 ns
Diode forward voltage	V_{SD}	-	3.5	4.3	V	V_{GS}=0 V, I_S=11.1 A, T_j=25 °C
MOSFET forward recovery time	t_{fr}	-	11.5 8.5	-	ns	V_R=200 V, I_S=11.1 A, di_S/dt=1000 A/µs V_R=200 V, I_S=11.1 A, di_S/dt=3000 A/µs
MOSFET forward recovery charge [11)]	Q_{fr}	-	39 77	-	nC	V_R=200 V, I_S=11.1 A, di_S/dt=1000 A/µs V_R=200 V, I_S=11.1 A, di_S/dt=3000 A/µs

[11)] Q_{fr} includes Q_{oss}. Refer to Table 10 for test setup.

5 Electrical characteristics diagrams

Diagram 1: Power dissipation



P_{tot}=f(T_C)

Diagram 2: Drain current



I_D=f(T_C); V_{GS}≥18 V

Diagram 3: Safe operating area



I_D=f(V_{DS}); T_C=25 °C; D=0; parameter: t_p

Diagram 4: Safe operating area



I_D=f(V_{DS}); T_C=125 °C; D=0; parameter: t_p

Diagram 5: Typ. output characteristics



I_D=f(V_{DS}), T_j=25 °C; parameter: V_{GS}

Diagram 6: Typ. output characteristics



I_D=f(V_{DS}), T_j=175 °C; parameter: V_{GS}

Diagram 7: Typ. drain-source on resistance



$R_{DS(on)}$=f(I_D), T_j=25 °C; parameter: V_{GS}

Diagram 8: Typ. drain-source on resistance



$R_{DS(on)}$=f(I_D), T_j=175 °C; parameter: V_{GS}

Diagram 9: Normalized drain-source on resistance	Diagram 10: Typ. gate threshold voltage
	
$R_{DS(on)}$=f(T_j), I_D=11.1 A, V_{GS}=18 V	$V_{GS(th}$=f(T_j), V_{GS}=V_{DS}, I_D=4 mA

Diagram 11: Typ. transfer characteristics	Diagram 12: Max. transient thermal impedance
	
I_D=f(V_{GS}), |V_{DS}|>2|I_D|$R_{DS(on)max}$; parameter: T_j	Z_{thJC}=f(t_p); parameter: D=t_p/T

Diagram 13: Reverse output characteristics	Diagram 14: Reverse output characteristics
	
I_F=f(V_{SD}), V_{GS}=0 V; parameter: T_j	I_F=f(V_{SD}), V_{GS}=18 V; parameter: T_j

Diagram 15: Typ. capacitances	Diagram 16: Typ. gate charge
	
C=f(V_{DS}); V_{GS}=0 V; f=1 MHz	V_{GS}=f(Q_{gate}), V_{DD}=200 V, I_D=11.1 A pulsed, T_j=25 °C

Diagram 17: Typ. output charge



Q_{oss}=f(V_{DS}), V_{GS}=0 V

Diagram 18: Typ. output energy



E_{oss}=f(V_{DS}), V_{GS}=0 V

Diagram 19: Avalanche characteristics



I_{AS}=f(t_{AV}); R_{GS}=25 Ω; parameter: $T_{j,start}$

Diagram 20: Min. drain-source breakdown voltage



$V_{BR(DSS)}$=f(T_j); I_D=0.4 mA

Diagram 21: Typ. turn-on switching losses	Diagram 22: Typ. turn-off switching losses
	
E_{on}=f($R_{g,ext}$), V_{DD}=200 V, V_G=0...18 V; parameter: I_D	E_{off}=f($R_{g,ext}$), V_{DD}=200 V, V_G=18...0 V; parameter: I_D

Diagram 23: Typ. turn-on switching losses	Diagram 24: Typ. turn-off switching losses
	
E_{on}=f($R_{g,ext}$), V_{DD}=320 V, V_G=0...18 V; parameter: I_D	E_{off}=f($R_{g,ext}$), V_{DD}=320 V, V_G=18...0 V; parameter: I_D

6 Test Circuits

Table 9 Switching times (CoolSiC)

Switching times test circuit for inductive load	Switching times waveform
	

Table 10 Body diode characteristics (CoolSiC)

Test circuit for body diode characteristics	Body diode recovery waveform
	

7 Package Outlines



NOTES:
ALL METAL SURFACES TIN PLATED EXCEPT AREA OF CUT

PACKAGE - GROUP NUMBER:	PG-TO263-7-U04				
DIMENSIONS	MILLIMETERS		DIMENSIONS	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	4.30	4.50	E1	9.46	
A1	0.00	0.10	e	1.27	
b	0.50	0.70	N	7	
b1	0.00	0.15	H	15.00	
c	0.40	0.60	L	2.50	2.90
c1	1.17	1.37	L1	0.70	1.30
c2	0.25		THETA	---	8.00°
D	9.05	9.45	aaa	0.25	
D1	7.30	7.50	bbb	0.10	
E	9.80	10.20	ccc	0.05	

Figure 1 Outline PG-TO263-7, dimensions in mm

Revision History

IMBG40R036M2H

Revision 2024-04-27, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)
1.0	2024-04-26	Release of preliminary version
2.0	2024-04-27	Release of final

Published by
Infineon Technologies AG
81726 München, Germany