

**HEXFET® POWER MOSFET
 SURFACE MOUNT (SMD-0.5)**

**IRF5NJZ34
 55V, N-CHANNEL**

Product Summary

Part Number	BV _{DSS}	R _{DS(on)}	I _D
IRF5NJZ34	55V	0.04Ω	22A*



SMD-0.5

Fifth Generation HEXFET® power MOSFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon unit area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

These devices are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers and high-energy pulse circuits.

Features:

- Low R_{DS(on)}
- Avalanche Energy Ratings
- Dynamic dv/dt Rating
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Surface Mount
- Light Weight

Absolute Maximum Ratings

	Parameter		Units
I _D @ V _{GS} = 10V, T _C = 25°C	Continuous Drain Current	22*	A
I _D @ V _{GS} = 10V, T _C = 100°C	Continuous Drain Current	16	
I _{DM}	Pulsed Drain Current ①	88	
P _D @ T _C = 25°C	Max. Power Dissipation	40	W
	Linear Derating Factor	0.32	W/°C
V _{GS}	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	43	mJ
I _{AR}	Avalanche Current ①	22	A
EAR	Repetitive Avalanche Energy ①	4.0	mJ
dv/dt	Peak Diode Recovery dv/dt ③	1.8	V/ns
T _J	Operating Junction	-55 to 150	°C
T _{STG}	Storage Temperature Range		
	Package Mounting Surface Temperature	300 (for 5 s)	
	Weight	1.0	g

* Current is limited by package

For footnotes refer to the last page

www.irf.com

Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	55	—	—	V	V _{GS} = 0V, I _D = 250μA
ΔBVDSS/ΔT _J	Temperature Coefficient of Breakdown Voltage	—	0.054	—	V/°C	Reference to 25°C, I _D = 250μA
RDS(on)	Static Drain-to-Source On-State Resistance	—	—	0.04	Ω	V _{GS} = 10V, I _D = 16A ④
VGS(th)	Gate Threshold Voltage	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA
gfs	Forward Transconductance	8.0	—	—	S (r)	V _{DS} = 10V, I _{DS} = 16A ④
IDSS	Zero Gate Voltage Drain Current	—	—	25	μA	V _{DS} = 55V, V _{GS} = 0V
		—	—	250		V _{DS} = 44V, V _{GS} = 0V, T _J = 125°C
IGSS	Gate-to-Source Leakage Forward	—	—	100	nA	V _{GS} = 20V
IGSS	Gate-to-Source Leakage Reverse	—	—	-100		V _{GS} = -20V
Qg	Total Gate Charge	—	—	34	nC	V _{GS} = 10V, I _D = 22A
Qgs	Gate-to-Source Charge	—	—	7.0		V _{DS} = 44V
Qgd	Gate-to-Drain ('Miller') Charge	—	—	14		
td(on)	Turn-On Delay Time	—	—	12	ns	V _{DD} = 28V, I _D = 22A, V _{GS} = 10V, R _G = 13Ω
tr	Rise Time	—	—	28		
td(off)	Turn-Off Delay Time	—	—	30		
tf	Fall Time	—	—	30		
LS + LD	Total Inductance	—	4.0	—	nH	Measured from the center of drain pad to center of source pad
Ciss	Input Capacitance	—	695	—	pF	V _{GS} = 0V, V _{DS} = 25V f = 1.0MHz
Coss	Output Capacitance	—	252	—		
Crss	Reverse Transfer Capacitance	—	100	—		

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
IS	Continuous Source Current (Body Diode)	—	—	22*	A	
ISM	Pulse Source Current (Body Diode) ①	—	—	88		
VSD	Diode Forward Voltage	—	—	1.6	V	T _j = 25°C, I _S = 22A, V _{GS} = 0V ④
trr	Reverse Recovery Time	—	—	86	nS	T _j = 25°C, I _F = 22A, di/dt ≤ 100A/μs
QRR	Reverse Recovery Charge	—	—	200	nC	V _{DD} ≤ 25V ④
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by LS + LD.				

* Current is limited by package

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
RthJC	Junction-to-Case	—	—	3.13	°C/W	

Note: Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 25\text{ V}$, Starting $T_J = 25^\circ\text{C}$, $L=0.19\text{mH}$
Peak $I_{AS} = 22\text{A}$, $R_G = 25\Omega$
- ③ $I_{SD} \leq 22\text{A}$, $di/dt \leq 270\text{ A}/\mu\text{s}$,
 $V_{DD} \leq 55\text{V}$, $T_J \leq 150^\circ\text{C}$
- ④ Pulse width $\leq 300\ \mu\text{s}$; Duty Cycle $\leq 2\%$

Case Outline and Dimensions — SMD-0.5



NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- ④ DIMENSION INCLUDES METALLIZATION FLASH.
- ⑤ DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

PAD ASSIGNMENTS

- 1 = DRAIN
- 2 = GATE
- 3 = SOURCE