

IRFN9140 (JANTX2N7236U)

PD-91553G

Power MOSFET

Surface Mount (SMD-1)

-100V, -18A, P-channel, HEXFET™ MOSFET Technology

Features


- Simple drive requirements
- Hermetically sealed
- Electrically isolated
- Surface mount
- Dynamic dv/dt rating
- Light Weight

Potential Applications

- DC-DC converter
- Motor drives

Product Summary

- **BV_{DSS}** : -100V
- **I_D** : -18A
- **$R_{DS(on),max}$** : 0.20Ω
- **Q_G, max** : 60nC
- **REF**: MIL-PRF-19500/595



Product Validation

Qualified to JANTXV screening flow according to MIL-PRF-19500 for high-reliability applications

Description

HEXFET MOSFET technology is the key to IR HiRel advanced line of power MOSFET transistors. The efficient geometry design achieves very low on-state resistance combined with high transconductance. HEXFET transistors also feature all of the well-established advantages of MOSFETs, such as voltage control, very fast switching and electrical parameter temperature stability. They are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers, high energy pulse circuits, and virtually any application where high reliability is required. The HEXFET transistor's totally isolated package eliminates the need for additional isolating material between the device and the heat sink. This improves thermal efficiency and reduces drain capacitance.

Ordering Information

Table 1 **Ordering options**

Part number	Package	Screening Level
IRFN9140	SMD-1	COTS
JANTX2N7236U	SMD-1	JANTX
JANTXV2N7236U	SMD-1	JANTXV

Table of contents

Table of contents

Features	1
Potential Applications.....	1
Product Validation.....	1
Description	1
Table of contents.....	2
1 Absolute Maximum Ratings	3
2 Device Characteristics	4
2.1 Electrical Characteristics	4
2.2 Source-Drain Diode Ratings and Characteristics	5
2.3 Thermal Characteristics	5
3 Electrical Characteristics Curves.....	6
4 Test Circuits	9
5 Package Outline	10
Revision history.....	11

Absolute Maximum Ratings

1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
$I_{D1} @ V_{GS} = -10V, T_C = 25^\circ C$	Continuous Drain Current	-18	A
$I_{D2} @ V_{GS} = -10V, T_C = 100^\circ C$	Continuous Drain Current	-11	A
$I_{DM} @ T_C = 25^\circ C$	Pulsed Drain Current ¹	-72	A
$P_D @ T_C = 25^\circ C$	Maximum Power Dissipation	125	W
	Linear Derating Factor	1.0	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ²	500	mJ
I_{AR}	Avalanche Current ¹	-18	A
E_{AR}	Repetitive Avalanche Energy ¹	12.5	mJ
dv/dt	Peak Diode Reverse Recovery ³	-5.0	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to +150	°C
	Lead Temperature	300 (for 5 s)	
	Weight	2.6 (Typical)	g

¹ Repetitive Rating; Pulse width limited by maximum junction temperature.

² $V_{DD} = -25V$, starting $T_J = 25^\circ C$, $L = 3.1mH$, Peak $I_L = -18A$, $V_{GS} = -10V$

³ $I_{SD} \leq -18A$, $di/dt \leq -100A/\mu s$, $V_{DD} \leq -100V$, $T_J \leq 150^\circ C$

Device Characteristics

2 Device Characteristics

2.1 Electrical Characteristics

Table 3 Static and Dynamic Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	-100	—	—	V	V _{GS} = 0V, I _D = -1.0mA
ΔBV _{DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	—	-0.087	—	V/°C	Reference to 25°C, I _D = -1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	—	—	0.20	Ω	V _{GS} = -10V, I _{D2} = -11A ¹
		—	—	0.22		V _{GS} = -10V, I _{D2} = -18A ¹
V _{GS(th)}	Gate Threshold Voltage	-2.0	—	-4.0	V	V _{DS} = V _{GS} , I _D = -250μA
G _{fs}	Forward Transconductance	6.2	—	—	S	V _{DS} = -15V, I _{D2} = -11A ¹
I _{DSS}	Zero Gate Voltage Drain Current	—	—	-25	μA	V _{DS} = -80V, V _{GS} = 0V
		—	—	-250		V _{DS} = -80V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	-100	nA	V _{GS} = -20V
	Gate-to-Source Leakage Reverse	—	—	100		V _{GS} = 20V
Q _G	Total Gate Charge	—	—	60	nC	I _{D1} = -18A
Q _{GS}	Gate-to-Source Charge	—	—	13		V _{DS} = -50V
Q _{GD}	Gate-to-Drain ('Miller') Charge	—	—	35.2		V _{GS} = -10V
t _{d(on)}	Turn-On Delay Time	—	—	35	ns	I _{D1} = -18A **
t _r	Rise Time	—	—	85		V _{DD} = -50V
t _{d(off)}	Turn-Off Delay Time	—	—	85		R _G = 9.1Ω
t _f	Fall Time	—	—	65		V _{GS} = -10V
L _s + L _D	Total Inductance	—	4.0	—	nH	Measured from the center of drain pad to center of source pad
C _{iss}	Input Capacitance	—	1400	—	pF	V _{GS} = 0V
C _{oss}	Output Capacitance	—	600	—		V _{DS} = -25V
C _{rss}	Reverse Transfer Capacitance	—	200	—		f = 1.0MHz

** Switching speed maximum limits are based on manufacturing test equipment and capability.

¹ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%

Device Characteristics

2.2 Source-Drain Diode Ratings and Characteristics

Table 4 Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	-18	A	
I_{SM}	Pulsed Source Current (Body Diode) ¹	—	—	-72	A	
V_{SD}	Diode Forward Voltage	—	—	-5.0	V	$T_J = 25^\circ\text{C}$, $I_S = -18\text{A}$, $V_{GS} = 0\text{V}$ ²
t_{rr}	Reverse Recovery Time	—	—	280	ns	$T_J = 25^\circ\text{C}$, $I_F = -18\text{A}$, $V_{DD} \leq -30\text{V}$
Q_{rr}	Reverse Recovery Charge	—	2.4	—	μC	$di/dt = -100\text{A}/\mu\text{s}$ ²
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

2.3 Thermal Characteristics

Table 5 Thermal Resistance

Symbol	Parameter	Min.	Typ.	Max.	Unit
$R_{\theta JC}$	Junction-to-Case	—	—	1.0	$^\circ\text{C}/\text{W}$
$R_{\theta J-PCB}$	Junction-to-PC Board (Soldered to a copper-clad PC board)	—	4.0	—	

¹ Repetitive Rating; Pulse width limited by maximum junction temperature.

² Pulse width $\leq 300 \mu\text{s}$; Duty Cycle $\leq 2\%$

IRFN9140 (JANTX2N7236U)
Power MOSFET Surface Mount (SMD-1)

Electrical Characteristics Curves

3 Electrical Characteristics Curves




Figure 1 Typical Output Characteristics




Figure 2 Typical Output Characteristics




Figure 3 Typical Transfer Characteristics




Figure 4 Normalized On-Resistance Vs. Temperature

IRFN9140 (JANTX2N7236U)
Power MOSFET Surface Mount (SMD-1)
Electrical Characteristics Curves




Figure 5 Typical Capacitance Vs. Drain-to-Source Voltage




Figure 6 Typical Gate Charge Vs. Gate-to-Source Voltage




Figure 7 Typical Source-Drain Diode Forward Voltage




Figure 8 Maximum Safe Operating Area

IRFN9140 (JANTX2N7236U)
Power MOSFET Surface Mount (SMD-1)
Electrical Characteristics Curves




Figure 9 Maximum Drain Current Vs. Case Temperature




Figure 10 Maximum Avalanche Energy Vs. Junction Temperature




Figure 11 Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRFN9140 (JANTX2N7236U)
Power MOSFET Surface Mount (SMD-1)

Test Circuits

4 Test Circuits




Figure 12 Gate Charge Test Circuit




Figure 13 Gate Charge Waveform




Figure 14 Unclamped Inductive Test Circuit




Figure 15 Unclamped Inductive Waveform




Figure 16 Switching Time Test Circuit





Figure 17 Switching Time Waveforms

IRFN9140 (JANTX2N7236U)
Power MOSFET Surface Mount (SMD-1)

Package Outline

5 Package Outline

Note: For the most updated package outline, please see the website: [SMD-1](#)



TITLE: SMD-1 OUTLINE	
DRAWING NO. D100766G-WEB	REV A

IRFN9140 (JANTX2N7236U)
Power MOSFET Surface Mount (SMD-1)

Revision history

Revision history

Document version	Date of release	Description of changes
Rev	12/22/1999	Datasheet (PD-91553C)
Rev D	02/05/2002	ADDED Slash sheet # 595 -page1
Rev E	01/29/2002	Added Swichting test condition $V_{GS}=-10V$
Rev F	09/22/2003	Updated based on ECN-11069
Rev G	12/06/2024	Updated based on ECN-1120_10102

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-12-06

Published by

**International Rectifier HiRel Products,
Inc.**

**An Infineon Technologies company
El Segundo, California 90245 USA**

**© 2024 Infineon Technologies AG.
All Rights Reserved.**

**Do you have a question about this
document?**

Email: erratum@infineon.com

Document reference

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest International Rectifier HiRel Products, Inc., an Infineon Technologies company, office.

International Rectifier HiRel Components may only be used in life-support devices or systems with the expressed written approval of International Rectifier HiRel Products, Inc., an Infineon Technologies company, if failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety and effectiveness of that device or system.

Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.