

ineon

Industrial PROFET™

ITS4035S-EP-D 35 mΩ single channel smart high-side power switch

1 Overview

Features

- Single channel smart high-side power switch with integrated protection and diagnosis
- Maximum $R_{DS(ON)}$ 35 mΩ at $T_i = 25^{\circ}$ C
- Supply voltage tolerance up to 45 V
- User adjustable current limitation ranging from: 3 A to 13.2 A
- Wide output current range
- Open load diagnosis
- 24 V control inputs compatible to 3.3 V and 5 V logic levels
- 4 kV electrostatic discharge protection (ESD)
- Optimized electromagnetic compatibility
- Very small, thermally enhanced TSDSO-14 package
- Product validation according to JEDEC standard "JESD47J"
- Green product (RoHS compliant)

Potential applications

- Digital output modules (PLC applications, factory automation)
- Industrial peripheral switches and power distribution
- Switching resistive, inductive and capacitive loads in industrial environments
- Replacement for electromechanical relays, fuses and discrete circuits
- Most suitable for loads that require a flexible but precise current limit

Product validation

Qualified for industrial applications according to the relevant tests of JEDEC JESD47J.

Overview

Description

The ITS4035S-EP-D is a single channel smart high side switch providing diagnosis capabilities and enhanced protection functions. The device offers an adjustable current limitation to offer higher reliability for protecting the system. It provides enhanced diagnostic features including a separated status pin for sensing fault conditions. The ITS4035S-EP-D is designed to switch resistive, inductive or capacitive loads in the industrial application. The high voltage IN and DEN pins, can directly be interfaced with an optocoupler.

Diagnostic functions

- Short circuit to ground (overload) indication
- Open load detection in OFF
- Overtemperature switch off indication
- Stable diagnostic signal during short circuit and overtemperature shutdown

Protection Functions

- Overvoltage protection
- User adjustable overload- and short circuit protection
- Stable behavior during undervoltage
- Overtemperature protection with restart after cooling down phase
- Reverse polarity / inverse current protection with external components
- Loss of ground protection

The qualification of this product is based on JEDEC JESD47J and may reference to existing qualification results of similar products. Such referring is justified by the structural similarity of the products. The product is not qualified and manufactured according to the requirements of Infineon Technologies with regard to automotive and/or transportation applications. Infineon Technologies administrates a comprehensive quality management system according to the latest version of the ISO9001 and IATF 16949.

The most updated certificates of the ISO9001 and IATF 16949 are available at **[www.infineon.com/cms/en/product/technology/quality/](www.infineon.com/cms/en/product/technology/quality)**

Table of Contents

Block diagram

2 Block diagram

Figure 1 Block diagram ITS4035S-EP-D

Pin configuration

3 Pin configuration

3.1 Pin assignment ITS4035S-EP-D (PG-TSDSO-14)

Figure 2 Pin configuration PG-TSDSO-14

3.2 Pin definitions and functions ITS4035S-EP-D (PG-TSDSO-14)

1) The recommended value for this resistor is 2.2 kΩ

2) All three output pins should be connected to each other on the PCB as close as possible to the corresponding pads in order to avoid non-homogeneous current densities on separated traces

Pin configuration

3.3 Voltage and current definitions

[Figure 3](#page-6-1) shows all terms used in this data sheet, with associated convention for positive values.

Figure 3 Voltage and current definitions

General product characteristics

4 General product characteristics

4.1 Absolute maximum ratings

Table 1 Absolute maximum ratings 1)

General product characteristics

Table 1 Absolute maximum ratings 1) (cont'd)

*T*j = -40°C to 150°C, positive current flowing into pin; (unless otherwise specified)

1) Not subject to production test; specified by design

2) Please note that in case of transient voltage spikes exceeding V_{S(AZ)} the resulting GND current must be limited by an external resistor in the ground path in order to ensure *I_{GND}* remains inside the allowed maximum ratings

3) Reverse polarity protection can only be achieved in combination with external components. For more details please refer to the corresponding chapters **["Overvoltage protection" on Page 30](#page-29-3)** and **["Reverse polarity protection" on](#page-29-4) [Page 30](#page-29-4)**.

the device in an application under the given boundary conditions before exceeding the maximum rating of $\tau_{\rm j}$ when 4) This parameter serves as reference for the thermal budget: it illustrates the power dissipation that can be handled by assuming a R_{thJA} value for a thermally well dimensioned PCB connection like given in the JEDEC case R_{thJA_2s2pvia} listed in [Table 3](#page-10-2) in [Chapter 4.3](#page-10-0). As R_{thJA} depends strongly on the applied PCB and layout of any individual application the actual achievable values of P_{TOT} can either be lower or higher depending on the given application

5) During Discharge pin operation or during reverse current situations

6) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001(1.5 kΩ, 100 pF)

7) ESD susceptibility, Charged Device Model "CDM" JEDEC JESD22-C101

Notes

- *1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*
- *2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.*

General product characteristics

4.2 Functional range

Table 2 Functional range

 T_j = -40°C to 150°C; (unless otherwise specified)

1) Not subject to production test; specified by design

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

General product characteristics

4.3 Thermal resistance

Table 3 Thermal resistance 1)

1) Not subject to production test; specified by design

2) Specified R_{thJA} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; the product (chip + package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers ($2 \times 70 \mu$ m Cu, $2 \times 35 \mu$ m Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer

- 3) Specified $R_{th,1A}$ value is according to JEDEC JESD51-3 at natural convection on FR4 1s0p board, footprint; The product (chip + package) was simulated on a 76.2 \times 114.3 \times 1.5 mm board with 1 \times 70 µm Cu
- 4) Specified R_{thJA} value is according to JEDEC JESD51-3 at natural convection on FR4 1s0p board, 300 mm; The product (chip + package) was simulated on a 76.2 \times 114.3 \times 1.5 mm board with 1 \times 70 µm Cu
- 5) Specified R_{thJA} value is according to JEDEC JESD51-3 at natural convection on FR4 1s0p board, 600 mm; The product (chip + package) was simulated on a 76.2 \times 114.3 \times 1.5 mm board with 1 \times 70 µm Cu

Figure 4 Thermal impedance (short time scale)

General product characteristics

Figure 5 Thermal impedance (long time scale; one channel active)

Operation and diagnostic modes

5 Operation and diagnostic modes

5.1 State diagram

Depending on supply voltage V_s, input signals and usage of diagnosis the ITS4035S-EP-D can be in different operation modes. **[Figure 6](#page-12-2)** provides an overview of the operation modes and their corresponding operation currents.

Figure 6 State diagram ITS4035S-EP-D

Operation and diagnostic modes

5.2 Electrical characteristics: current consumption

Table 4 Electrical characteristics: current consumption

 $V_{\rm S}$ = 8 V to 36 V, $T_{\rm j}$ = -40°C to 150°C (unless otherwise specified) Typical values are given at V_s = 24 V, T_i = 25°C

Operation and diagnostic modes

- 1) The current flowing out of the OCT-pin /_{OCT} depends on the adjusted current limitation value ($R_{\rm OCT}$) and is not included in this parameter. In case of fault conditions also an additional current may be drawn from the ST-pin to device GND if applied. The ST-pin current - if applicable - is also not included in this parameter
- 2) The ST-pin current drawn by the ST-pin to device GND if applied is not included in this parameter. The ST-pin current during fault conditions will depend on the external pull-up circuit

Operation and diagnostic modes

5.3 Typical performance characteristics current consumption

Typical performance characteristics

Operating current I_{GND_ON} **versus junction temperature** *T***^j (IN = high)**

Extended diagnosis standby current $I_{GND_OFF_ed}$ **versus junction temperature***T***^j (IN = high)**

Power stage

6 Power stage

The power stage is built using an N-channel vertical power MOSFET (DMOS) with charge pump.

6.1 Output ON-state resistance

The ON-state resistance $R_{DS(ON)}$ of the power stage depends on supply voltage as well as on junction temperature 7_j. **[Figure 7](#page-16-3)** shows the influence of temperature on the typical ON-state resistance. The behavior of the power stage in reverse polarity condition is described in **[Chapter 7.4](#page-29-4)**.

Figure 7 Typical ON-state resistance

6.2 Turn on/off characteristics with resistive load

A high signal at the input pin (see **[Chapter 9](#page-44-3)**) causes the power DMOS to switch on with a dedicated slope, which is optimized in terms of EMC emission.

[Figure 8](#page-16-4) shows the typical timing when switching a resistive load.

Figure 8 Switching a resistive load timing

6.3 Inductive load

6.3.1 Output clamping

When switching off inductive loads with high-side switches, the voltage V_{OUT} drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device by avalanche due to high voltage drop over the power stage a voltage clamp mechanism Z_{DS(AZ)} is implemented that limits negative output voltage to a certain level (V_S - $V_{DS(AZ)}$). The clamping mechanism allows in addition a fast demagnetization of inductive loads because during the phase of active clamping the power is dissipated to a great extent rapidly inside the switch. On the other hand, the power dissipated inside the switch while switching off inductive loads can cause considerable stress to the device. Therefore the maximum allowed energy at a given current (and by this also the inductance) is limited. In **[Figure 9](#page-17-2)** and **[Figure 10](#page-18-1)** the basic principle of active clamping is illustrated as well as simplified waveforms when switching off inductive loads.

Figure 9 Output clamp ITS4035S-EP-D

Power stage

Figure 10 Switching an Inductive load timing

6.3.2 Maximum load inductance

During demagnetization of inductive loads, the following energy must be dissipated by the ITS4035S-EP-D. This energy can be calculated by help of the following equation:

$$
E = V_{\text{DS}(AZ)} \times \frac{L}{R_{\text{L}}} \times \left[\frac{V_{\text{S}} - V_{\text{DS}(AZ)}}{R_{\text{L}}} \times \ln \left(1 - \frac{R_{\text{L}} \times I_{\text{L}}}{V_{\text{S}} - V_{\text{DS}(AZ)}} \right) + I_{\text{L}} \right]
$$
(6.1)

Following equation gets simplified under the assumption of $R_1 = 0 \Omega$:

$$
E = \frac{1}{2} \times L \times I^2 \times \left(1 - \frac{V_{\rm S}}{V_{\rm S} - V_{\rm DS(AZ)}}\right) \tag{6.2}
$$

The energy, which may be converted into heat, is limited by the thermal design of the component. See **[Figure 11](#page-19-1)** for the maximum allowed energy dissipation as a function of the load current for a singular pulse event on the channel.

Figure 11 Maximum energy dissipation single pulse; $V_s = 28$ V

6.4 Inverse current capability

In case of inverse current, meaning a voltage V_{INV} at the output higher than the supply voltage V_{S} , a current I_{INV} will flow from output to VS-pin via the body diode of the power transistor (please refer to **[Figure 12](#page-20-0)**). If the channel is active (ON-state) by the time when the inverse current condition appears it will remain active and its output stage will follow the state of the corresponding IN-pin, which means that the channel can be switched off during inverse current condition. If the channel is inactive (OFF-state) by the time when the inverse current condition appears it will remain inactive regardless of the state of the IN-pin. If during an inverse current condition the IN-pin is set from low to high in order to activate the channel, the output stage of the channel is kept OFF until the inverse current disappears. For all cases the current *I*_{INV} should not be higher than *I* L(INV). Please note that during inverse current condition the protection functions are not available.

Power stage

Figure 12 Inverse current circuitry ITS4035S-EP-D

Figure 13 Inverse current event: channel in OFF-state (channel remains off for duration of inverse current event)

Power stage

6.5 Electrical characteristics: Power stage

Table 5 Electrical characteristics: Power stage

 V_S = 8 V to 36 V, T_j = -40°C to 150°C (unless otherwise specified) Typical values are given at V_S = 24 V, \mathcal{T}_j = 25°C

Table 5 Electrical characteristics: Power stage (cont'd)

 V_S = 8 V to 36 V, T_j = -40°C to 150°C (unless otherwise specified) Typical values are given at V_s = 24 V, T_i = 25°C

1) Not subject to production test; specified by design

2) The allowable nominal load current can be restricted by two different factors - the magnitude of the adjusted current limitation but as well by thermal constraints. The minimum limit given here corresponds to the limitation by the current limitation when adjusted to its minimum value (/_{ocT} = 6.67 μA) while the maximum limit corresponds to the thermal limitation where the maximum T_j of 150°C is reached assuming T_{AMB} =85°C and $R_{thJA_2s2pvia}$. In normal operation the minimum required distance of /_{L(NOM)} to the adjusted current limitation has to be maintained. For further details and numbers please refer to **[Table 11](#page-51-1)**

Power stage

- 3) Please note that during inverse current condition the protection features are not operational
- 4) This timing will be faster if device is in extended diagnosis standby mode (DEN = high). For further details see typical performance graphs "Turn on time t_{on} to V_{out} = 90% versus current limit adjust current I_{oct} (DEN = low & high)" **[on Page 27](#page-26-0)** and **"Turn on delay time t_{ON delay} to V_{OUT} = 10% versus current limit adjust current I_{OCT} (DEN = low & [high\)" on Page 27](#page-26-1)**

6.6 Typical performance characteristics power stage ITS4035S-EP-D

Typical performance characteristics

ON-state resistance *R*_{DSON} versus **junction temperature** *T***^j**

Output leakage current $I_{L(OFF)}$ **versus junction temperature** *T***^j**

Output clamp voltage $V_{DS(AZ)}$ versus **junction temperature** *T***^j**

Turn on time t_{ON} **to** V_{OUT} **= 90% versus junction temperature** *T***^j**

Turn on time t_{ON} to V_{OUT} = 90% versus **current limit adjust current** I_{OCT}

Turn off time t_{OFF} **to** V_{OUT} **= 90% versus junction temperature** *T***^j**

Turn off time t_{OFF} **to** V_{OUT} **= 10% versus current limit adjust current** I_{OCT}

Turn on time t_{ON} to V_{OUT} = 90% versus

current limit adjust current *I***OCT (DEN = low & high) current limit adjust current** *I***OCT (DEN = low & high)** Turn on delay time t_{ON_delay} to V_{OUT} = 10% versus

7 Protection functions

The device provides integrated protection functions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Protection functions are designed to prevent the destruction of the ITS4035S-EP-D due to fault conditions described in the data sheet. Please note that fault conditions are not considered as normal operation conditions and the protection functions are neither designed for continuous operation nor for repetitive operation.

7.1 Loss of ground protection

In case of loss of module ground when the load remains connected to ground, the device protects itself by automatically turning off (when it was previously on) or remaining off, regardless of the voltage applied at the input pin, IN.

In an application where the input IN is directly controlled by logic levels < V_S (e.g. by a microcontroller without galvanic isolation), it is recommended to use input resistors¹⁾ between the external control circuit (microcontroller) and the ITS4035S-EP-D to protect also the external control circuit in case of loss of ground.

In case of loss of module or device ground, a current ($I_{\text{OUT(GND)}}$) can flow out of the DMOS as is illustrated in **[Figure 15](#page-27-2)**, below.

Figure 15 Loss of ground protection with external components

¹⁾ Recommended value is 10 kΩ

7.2 Undervoltage protection

If the supply voltage falls below $V_{S(UV)}$ the undervoltage protection of the device is triggered. $V_{S(UV)}$ represents hence the minimum voltage for which the switch still can hold ON. Once the device is off $V_{S(OP)~MIN}$ represents the lowest voltage where the device is turning on again (and thus the channel can be switched again). If the supply voltage is below the undervoltage threshold $V_{S(UV)}$, the channel of the device is off (or turning off). As soon as the supply voltage is recovering and exceeding the threshold of the functional supply voltage *V*_{S(OP)} MIN, the device is re-powering and its channel can be switched again. In addition the protection functions as well as diagnosis becomes operational once $V_{S(OP)_{MIN}}$ is reached. **[Figure 16](#page-28-1)** illustrates the undervoltage mechanism.

Figure 16 Undervoltage behavior

7.3 Overvoltage protection

The ITS4035S-EP-D provides a protection against transient overvoltage spikes by an integrated overvoltage clamp.

7.3.1 Overvoltage clamp

There is an integrated clamping mechanism for overvoltage protection $(Z_{D(AZ)})$ against transient overvoltage spikes. To ensure this mechanism operates properly within the application, the current in the Zener diode $Z_{D(AZ)}$ must be limited by an external GND protection R_{GND} . **[Figure 17](#page-29-5)** shows a typical application to withstand overvoltage events. In case of supply voltage transients higher than $V_{S(AZ)}$, the voltage from supply to device ground is clamped. As a result, the device ground potential rises to V_S - $V_{S(AZ)}$. Due to the ESD Zener diodes, the potential at IN-pin rises almost to that potential, depending on the impedance of the connected circuitry. As a consequence, in case of transient overvoltage events > $V_{S(AZ)}$, external resistors have to be placed at the control pins that limit the current that can flow out of these pins while the device GND potential becomes higher than the voltage level at the control pins. Next to these protection resistors at the control pins also the GND path itself has to be protected against excessive current flow during such pulses by placing a resistor in the GND path. For a more detailed description of external devices for protection under fault conditions please refer to **[Chapter 10.2](#page-49-1)**.

Figure 17 Overvoltage clamp protection with external components

7.4 Reverse polarity protection

In case of reverse polarity, the intrinsic body diodes of the power DMOS will dissipate power. The current flowing through the intrinsic body diode is limited externally by the load itself. But in addition also the current into the ground path and the logic pins must be limited by external components to the maximum allowed current described in **[Chapter 4.1](#page-7-16)**. shows a typical application. As external protection of the ground path the usage of a diode in the GND-path is recommended. For a more detailed description of external devices for protection please refer to **[Chapter 10.2](#page-49-1)**

During reverse polarity no protection functions are available.

Protection functions

Figure 18 Reverse polarity protection with external components

7.5 Overload protection

 In case of overload, such as high inrush currents or short circuit to ground, the ITS4035S-EP-D offers a set of protection mechanisms. As a first step, it comprises an accurate adjustable current limitation. This feature offers protection against overstress for the load as well as for the power output stage. In case of DMOS temperature increase exceeding the device safe operating environment, overtemperature and dynamic temperature protection mechanism will be triggered.

7.5.1 Current limitation

The ITS4035S-EP-D provides a very versatile and user friendly current limitation functionality that can be adjusted externally by the user in a broad range. The adjustment of the current limitation threshold I_{LIM(th,adj)} to the desired value is controlled by the *I*_{OCT} current that is driven by the overcurrent threshold pin (OCT-pin) out of the device. The OCT-pin thereby is acting as a voltage source providing V_{OCT} . In the most simple and straight forward way the current limit adjustment can hence be achieved by connecting the OCT-pin with an appropriately dimensioned resistor to device ground. **[Figure 20](#page-32-0)** is illustrating the usage of the adjustable current limitation. Please note that the values for the current limitation threshold *I*_{LIM(th,adi)} are defined in such a way that they coincide with the typical values of the resulting current limitation at 25°C. The typical values of the current limitation at different temperatures may hence differ from *I*_{LIM(th,adi)} to a certain degree. Typical values of the current limitation for different temperatures as a function of I_{OCT} are shown in **[Figure 19](#page-31-0).**

The adjusted current limit threshold *I*_{LIM(th,adi)} is a function of the current *I*_{OCT} driven by the OCT-pin. The appropriate resistor, R_{OCT} can be derived by the equation ¹⁾:

$$
R_{\text{OCT}} = (V_{\text{OCT}})/(I_{\text{OCT}}) \tag{7.1}
$$

The specified range of /_{OCT} that can be used to adjust /_{LIM(th,adj)} allows to vary the current limitation over a wide area. If the upper specified *I*_{OCT} range is exceeded resulting in higher *I*_{OCT} currents the current limitation will

¹⁾ A look-up table with values can be found in **[Chapter 10.3](#page-51-2)**

not change anymore and saturates at its maximum current limit *I*_{LIM} int(MAX)</sub>. This means that from this point onwards any further increase of *I*_{OCT} will not result in increased current limitation values anymore. This is useful in case the OCT-pin unintentionally is shorted to GND to provide also in this case a basic protection for the device and the application. Despite this additional protection feature the device must not be operated with *I_{ocT} currents above the allowed range as the R_{ocT} resistor also has additional functions. On the one hand R*_{OCT} has always to be in place to protect the pin in case of reverse polarity situations while on the other hand *R*_{OCT} will also reduce potential EMC disturbances at the OCT-pin¹⁾. If *I*_{OCT} exceeds the threshold *I*_{OCT(short2GND)} it will be reported as a fault flag on the ST-pin. Please note that this fault flag will be set only during ON-state when DEN = low. For more details about diagnosis upon being outside the specified *I_{OCT}* range please refer to **[Chapter 8.1](#page-38-1)**.

 $R_{\sf OCT}$ values causing the / $_{\sf OCT}$ currents below the specified OCT adjust range are not recommended for usage as the resulting current limitation suffers from limited accuracy and hence is not specified.

The adjustable current limitation feature of the ITS4035S-EP-D offers several advantages and flexibility to the user. When adjusting the device to a specific current limitation threshold LIM(th,adj), ensure that between the adjusted current limitation threshold $I_{LIM(th,ad)}$ and the expected nominal current of the application there is a certain distance in order to avoid unwanted activation of the current limitation circuit during normal operation. **[Table 10](#page-49-2)** defines the maximum allowable load current for a certain OCT resistor setting.

Please note that when the load current of the device gets close(r) to the adjusted current limitation threshold, the turn on slew rate gets slower, resulting in longer t_{ON} timing, while at the same time corresponding turn off slew rate may become faster leading to shorter t_{OFF} timings.

limit adjust current I_{ocT} (DEN = low & high)" on Page 27. Keeping the above mentioned distance will ensure that the influence of the current limitation threshold on switching timings is moderate and is illustrated in the graph "Turn on time t_{on} to V_{out} = 90% versus current

Figure 19 Typical values of the current limitation as function of the adjusted I_{OCT} current

¹⁾ For this reason R_{OCT} should always be placed as close as possible to the OCT-pin

Protection functions

Figure 20 Adjustment of Current Limit threshold with external resistor R_{OCT}

Figure 21 Protection behavior of the ITS4035S-EP-D

7.5.2 Temperature limitation in the power DMOS

The DMOS channel incorporates a temperature sensor concept that allows to detect the absolute junction temperature $\tau_{_{\rm j}}$ as well as a temperature gradient resulting of a power stage that heats up too fast. Activation of any of the temperature sensors will cause an overheated channel to switch off to prevent destruction. Any protective overtemperature shutdown event triggered by an overheated channel switches off the output until the temperature reaches an acceptable value again.

A restart functionality is implemented that switches the channel on again after the DMOS temperature has sufficiently cooled down.

Protection functions

7.6 Electrical characteristics: Protection functions

Table 6 Electrical Characteristics: Protection Functions 1)

 V_S = 8 V to 36 V, T_j = -40°C to 150°C (unless otherwise specified) Typical values are given at V_s = 24 V, T_j = 25°C

Table 6 Electrical Characteristics: Protection Functions 1) (cont'd)

 V_S = 8 V to 36 V, T_j = -40°C to 150°C (unless otherwise specified)

Typical values are given at $V_S = 24$ V, $T_i = 25^{\circ}$ C

hysteresis

1) Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Integrated protection functions are designed to prevent IC from destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are designed neither for continuous nor repetitive operation

2) Not subject to production test; specified by design

3) During transient overvoltage events the current through the GND path needs to be limited. It is recommended to place a resistor in the range of \geq 27 Ω into the GND path if transient overvoltage events have to be considered in the application

4) Test at $T_j = 150^{\circ}$ C

5) Please note that operation above allowed /_{ocT} range is considered as fault condition and will be flagged on the STpin. For further details please refer to **[Chapter 8.1](#page-38-1)** and **[Chapter 8.2](#page-41-1)**

6) Without a properly dimensioned R_{OCT} the device can be damaged under reverse polarity condition

Protection functions

7.7 Typical performance characteristics protection functions

Typical performance characteristics

Current limit *I***LIM(th,adj) versus junction temperature** *T***^j (as f(***R***OCT,** *I***OCT)**

Clamping voltage $V_{S(AZ)}$ **versus junction temperature** *T***^j**

Diagnostic functions

8 Diagnostic functions

The ITS4035S-EP-D is able to provide detailed diagnosis information during operation. The diagnosis information can be split into basic diagnosis and extended diagnosis. The basic diagnosis is continuously monitored during the ON-state of the device and given as digital signal to the user via the ST-pin.

The ITS4035S-EP-D offers a diagnosis capability that comprise:

The basic diagnosis comprises:

- Overload/short circuit to GND
- Overtemperature
- Open load diagnosis (during OFF-state)¹⁾
- Violation of minimum allowed R_{OCT} (e.g. OCT-pin shorted to GND)

In addition to the basic diagnosis there is also an extended diagnosis that needs to be requested by the DENpin.

The extended diagnosis comprises:

- Digital open load detection during OFF-state (in combination with external pull-up resistor)
- Digital feedback on Short to V_s during OFF-state (in combination with external pull-down resistor)
- Overtemperature during OFF-state
- *I*_{OCT} is monitored continuously in ON-state. If *I*_{OCT} > *I*_{OCT(short2GND)}, a fault state is flagged on ST during ONstate as long as DEN = low. In order to be able to distinguish this specific fault condition from overtemperature and overload or overvoltage faults, this flag is blanked if DEN is set to high but re-flagged if DEN is set to low again in case the fault condition persists, as shown in **[Table 7](#page-39-0)**.

 [Figure 22](#page-37-1) and **[Figure 23](#page-38-2)** illustrate the timings of basic and extended diagnosis functionality while **[Figure 24](#page-38-3)** shows a simplified application example.

Figure 22 Behavior and timings of diagnostic features

¹⁾ Open load in OFF - diagnosis needs to be requested by DEN = high

Diagnostic functions

 controlled switchable pull-up resistor from OUT to *V***S in OFF-state is assumed) Figure 23 Behavior and timings of the extended diagnostic capabilities (the usage of a DEN -**

Figure 24 Overview: usage of diagnosis

8.1 Digital status flag ST (STATUS)

The ITS4035S-EP-D provides a digital signal for diagnostic information on the ST-pin. This signal is called STATUS. The ST-pin is realized as open drain output and must be connected to an external pull-up resistor to either logic supply or to V_S. During normal operation the STATUS signal is logic high (H). When the device is in

Diagnostic functions

ON-state the presence of the fault conditions short circuit to ground, overtemperature or a violation of the allowed minimum resistance of R_{OCT} is flagged by a logic low (L) level on the ST-pin. [Table 7](#page-39-0) shows the truth table of the ST-pin output. In addition, the extended diagnosis information for detection of open load is also flagged on the ST-pin during OFF-state indicating the presence of an open load condition (OL) in OFF. Open load in OFF-state will be flagged on the ST only after the blanking time $t_{ST(dly_OL)}$ has elapsed which means after the device has been monitored in this fault condition continuously throughout the blanking time. The blanking time counter for $t_{ST(dly_0L)}$ is always started with the rising DEN edge except directly after switching off the channel. After switching off the channel the open load blanking time counter is started earliest after the switch off time-out delay $t_{SW~OFF}$ This means that an open load fault in OFF-state can be detected earliest after $t_{SW^OFF^-TO}$ + $t_{ST(dly^OL)}$ referenced to the falling IN edge. The open load detection in OFF-state is realized by a voltage comparator at the output. If the output voltage stays or gets closer to V_S than a threshold (V_S - $V_{\text{OUT(OL)}}$) for a duration of t > $t_{\text{ST(dlv OL)}}$ the flag is set. This means that for open load detection in OFF-state an external pull-up resistor to V_S must be applied. Adjusting the resistance of the pull-up resistor allows to adjust the desired open load criteria. 1)

Open load diagnosis in OFF-state must be requested via the DEN signal. Without setting the DEN-pin to high no open load diagnosis is flagged on ST.

Table 7 Diagnostic Truth Table ST-pin

¹⁾ In the same manner also short circuit to *V*_S can be realized with a pull-down resistor. In both cases it is recommended to use pullup or pull-down circuits that can be switched off while not being used to minimize power dissipation

Diagnostic functions

Table 7 Diagnostic Truth Table ST-pin (cont'd)

1) X denotes that logic level of DEN is irrelevant (don't care)

2) External pull-up resistor needs to be placed at ST-pin

3) This fault condition can be caused by both - a violation of the maximum allowed τ_j but as well by exceeding the maximum allowed temperature gradient $T_{j(SW)}$ within the IC

4) Automatic restart after *T*^j has sufficiently cooled down

5) Please note that $t_{ST(OFF)}$ will apply when DEN is set from low to high until ST-flag for indicating I_{OCT} outside the limits is cleared

6) Diagnosis of open load in OFF-state and diagnosis OUT shorted to V_s cannot be evaluated simultaneously. If both diagnosis features are applied in the same application the corresponding required external pull-up or pull-down circuits must be controlled with external switches

7) Flag will be set after blanking time $t_{\text{ST(dly OL)}}$ has elapsed

8) Please note that for this fault condition the ST flag is reset directly after the fault situation has cleared. $t_{ST(OFF)}$ does not apply

Diagnostic functions

8.2 Electrical characteristics: Diagnostic functions

Table 8 Electrical characteristics: Diagnostic functions

 $V_{\rm S}$ = 8 V to 36 V, $T_{\rm j}$ = -40°C to 150°C (unless otherwise specified) Typical values are given at $V_{\sf S}$ = 24 V, $\mathcal{T}_{\sf j}$ = 25°C

Diagnostic functions

Table 8 Electrical characteristics: Diagnostic functions (cont'd)

 V_S = 8 V to 36 V, T_j = -40°C to 150°C (unless otherwise specified)

Typical values are given at $V_{\sf S}$ = 24 V, $\mathcal{T}_{\sf j}$ = 25°C

 condition. This parameter is referenced to the edge of the input pin, IN that switches the channel into overload 1) This parameter describes the status settling time when a channel is switched on into an already existing overload

2) Not subject to production test, specified by design

3) Levels referenced to device ground

4) Level for open load detection in OFF referenced to V_S

5) This fault is only reported as long as DEN = low

Diagnostic functions

8.3 Typical performance characteristics: Diagnostic functions

Typical performance characteristics

Status settling Time $t_{\text{ST(FAULT_SCI)}}$ versus **Junction temperature** *T***^j (switch on into overload) Junction temperature** *T***^j**

Open load threshold V_s *-* $V_{\text{OUT(OL)}}$ **versus Junction temperature** *T***^j**

$Time-out delay t_{SW(OFF)_TO}$ versus

Control input pins

9 Control input pins

9.1 Input pin circuitry of control pins (IN and DEN)

The IN-pin and DEN-pin circuitry are compatible with 3.3 V and 5 V microcontrollers as well as input levels up to V_S ¹⁾. The concept of the input pin is to react to voltage thresholds which are referenced to device ground. An implemented Schmitt trigger avoids an undefined state if the voltage on the control pin is slowly increasing or decreasing. The output is either OFF or ON but cannot be in a linear or undefined state. The input circuitry of the control pins is compatible with PWM applications. **[Figure 25](#page-44-4)** shows the electrical equivalent input pin circuitry.

Figure 25 Input pin circuitry

9.2 Input pin voltage (IN and DEN)

The control pins IN and DEN use a comparator with hysteresis which is implemented in order to improve immunity to noise. Switching on/off of the channel takes place in a defined region, set by the thresholds *V*IN(L),MAX and *V*IN(H),MIN.

¹⁾ *V*_{IN} must not exceed *V*_S. The relation $V_{\text{IN}} \le V_{\text{S}}$ must always be fulfilled

Control input pins

9.3 Electrical characteristics: Control input pins

Table 9 Electrical characteristics: Input pins

 V_S = 8 V to 36 V, T_j = -40°C to 150°C (unless otherwise specified) Typical values are given at V_s = 24 V, T_i = 25°C

1) Levels referenced to device ground

2) Not subject to production test; specified by design

Control input pins

9.4 Typical performance characteristics: Input pins

Typical performance characteristics

Input voltage thresholds *V***IN(L)** *V***IN(H) versus Junction temperature** *T***^j**

Input pin current $I_{\text{IN(H)}}$ versus **Supply voltage** V_s

Input voltage hysteresis $V_{\text{IN(HYS)}}$ **versus Junction temperature** *T***^j**

Input pin current $I_{\text{IN(H)}}$ versus **Junction temperature** *T***^j**

Control input pins

Input voltage thresholds $V_{\text{DEN}(L)}$ $V_{\text{DEN}(H)}$ **versus Junction temperature** *T***^j**

Input pin current *I*_{DEN(H)} versus **Supply voltage** V_s

Input voltage hysteresis $V_{\text{DEN(HYS)}}$ **versus Junction temperature** *T***^j**

 Input pin current *I***DEN(H) versus Junction temperature** *T***^j**

Application information

10 Application information

10.1 Application diagram

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

[Figure 26](#page-48-2) and **[Figure 27](#page-49-3)** show two simplified application examples where the ITS4035S-EP-D is directly controlled by logic levels of a microcontroller. In **[Figure 27](#page-49-3)** the current limitation can be controlled by a microcontroller pin. It is furthermore recommended to place serial input resistors at the interface pins to the microcontroller (IN/DEN) in order to protect the external control circuitry and the input structures of the ITS4035S-EP-D under fault conditions (e.g. reverse polarity, loss of ground or overvoltage).

Figure 26 Application diagram with ITS4035S-EP-D

Application information

Figure 27 Application diagram with ITS4035S-EP-D controlled by logic levels (µC] with dynamic inrush current control

10.2 External components for protection

Some of the features of the ITS4035S-EP-D require external components in order to work properly inside the application.

Table 10 Suggested component values

Application information

Table 10 Suggested component values (cont'd)

10.2.1 Protection of GND path during fault conditions

During specific fault conditions the GND path of the device needs to be protected in order to avoid excessive stress to the device or potential destruction. The most important fault conditions are reverse polarity, transient overvoltage spikes or pulses that are exceeding the absolute maximum ratings of the device. The recommended GND protection in case of reverse polarity is to place a diode into the GND path. This solution is also depicted in the application diagrams. Reverse polarity cannot only be an issue in case of unintended wrong wiring of V_S and GND but may occur as well transiently in combination with pulses at VS or OUT.

 than what the ITS4035S-EP-D can absorb within the duration of the pulse. The chosen TVS diode for this If surge pulses (e.g. according IEC61000-4-5) have to be considered the usage of a TVS-protection diode at VS or a comparable protection device is mandatory because the energy content of such pulses is by far higher purpose must provide a clamp voltage that is safely lower than the internal overvoltage clamp $V_{S(AZ)}$ of the ITS4035S-EP-D and should be fast enough to clamp fast transient overvoltage spikes. If by the choice of the TVS-diode or by the nature of the application transient overvoltage spikes $>V_{S(AZ)}$ can be safely excluded the above mentioned blocking diode is sufficient for protecting the GND path. However, in cases where overvoltage spikes > $V_{S(AZ)}$ at VS still need to be considered a resistor in series to the diode needs to be placed in the GND path that limits the current through the GND path during such transient overvoltage events (see also **[Chapter 7.3.1](#page-29-6)**). In such cases where a resistor in series to the external diode needs to be placed in the GND path also the resulting GND-shifts need to be considered.

10.2.2 Input resistors for I/O pins

During fault conditions (e.g. reverse polarity, loss of GND, transient pulses at V_s or OUT, etc.) where the potential of I/O pins may become lower than the potential of device GND or where it may rise above the voltage being present at the VS-pin the ESD protection diodes of the corresponding I/O pins have to be protected by limiting the current through the pin by an external resistor. For the control pins IN and DEN a value of 10 kΩ for an input resistor will be fitting for a broad range of applications.

To use the status functionality, an external pull-up resistor needs to be placed at the ST-pin. This pull-up resistor must be dimensioned in a way that the ST-pin current during fault conditions is not exceeding the maximum ratings given in **[Table 1 "Absolute maximum ratings" on Page 8](#page-7-17)**. Therefore the dimensioning of the pull-up resistor will depend on whether it is connected to V_S or to the logic supply rail of the microcontroller. In addition, an input resistor R_{ST} to the microcontroller interface needs to be placed in the same manner and for the same reasons as mentioned above for the control pins IN and DEN.

Application information

The OCT-pin will be protected by R_{OCT} in case of reverse polarity. This is also one reason that the OCT-pin must not be directly tied to device GND even if the highest possible current limitation threshold should be used. A corresponding fault flag will be set, if I_{OCT} exceeds the current threshold $I_{\text{OCT}(short2GND)}$ $^{1)}$.

10.3 Current limitation adjustment

[Table 11](#page-51-3) below indicates which resistor value R_{OCT} needs to be soldered between OCT-pin and device GND to obtain a desired current limitation threshold *I*_{LIM(th,adj)}. The adjusted current limitation threshold is defined for ambient temperature ($T_i = 25^{\circ}C$) and hence, these values coincide with the typical values of the current limit at 25°C. **[Table 11](#page-51-3)** provides an overview about the related minimum and maximum values of the current limit. The column "Typical of maximum allowable *I_{OUT}* [A]" provides information about the required distance of the output current to the adjusted current limit setting in order to avoid unwanted activation of the current limitation circuit during normal operation.

This clearance needs to be respected for the nominal load current of a given application and represents an upper limit for the allowable nominal load current²⁾. As the typical values of a selected current limit do not vary significantly from $T_i = 25^{\circ}C$ up to $T_i = 150^{\circ}C$ for most of the I_{OCT} -settings the given maximum and minimum values of the current limit listed in **[Table 11](#page-51-3)** hold true for the temperature range 25°C $\leq T_i \leq 150$ °C. Deviations that have to be expected for the typical values of the current limit at 150°C can be seen in **[Figure 28](#page-54-0)**.

[Figure 28](#page-54-0) moreover illustrates how the current limitation values will shift for low temperatures. **[Table 12](#page-53-0)** provides typical values for the current limitation for the extreme case of $T_i = -40$ °C and an overview of corresponding minimum and maximum values for the current limitations.

limitation if the OCT-pin is accidently shorted to GND. Nevertheless R_{OCT} < 5.11 kΩ must not be used in Using R_{OCT} resistor values ≤ 5 kΩ will always result in the current limitation value of the device which represents the maximum current limit value. In this way the application is still protected with the current applications as the susceptibility to EMC influences may increase. For the same reason the *R*_{OCT} resistor always has to be placed as close as possible to the OCT-pin and avoiding long traces with high inductances. Please note that for excessive *I*_{OCT} currents also a diagnosis flag will be set when reaching the corresponding threshold *I*_{OCT(short2GND)}³⁾.

Using R_{OCT} values above 75 kΩ will bring the current limitation outside the allowed lower boundary of the current limit adjust range. It is not recommended to operate the device outside the allowed current limitation adjust range because the accuracy will decrease and stability of the regulation may suffer.

Table 11 *R*_{OCT} resistor value selection guide for adjusting current limitation threshold *I*_{LIM(th,adi)} and **overview of resulting current limitation data (typical values & expected range) for temperature range** $25^{\circ}C \leq T_i \leq 150^{\circ}C$

R_{OCT} [kΩ]	I_{OCT} [µA]	$\left \frac{I_{\text{LIM}(\text{th},\text{adj})} [A]}{(T_{\text{i}} = 25^{\circ} \text{C})^{1}} \right $		⊺/ _{LIM,MAX} [A] (25°C≤7 _i ≤150°C) (25°C≤ 7 _i ≤150°C) max	Typical of allowable I_{OUT} [A] ²⁾	Comment
$< 5.11^{3}$	> 97.85	13.20	10.0	15.85	9.00	4)
5.11	97.85	13.20	10.0	15.85	9.00	5)
5.36	93.28	12.58	9.48	15.76	8.60	6)

¹⁾ The corresponding flag is set in ON-state conditionally if DEN = low. See for further details

²⁾ Independent of this electrical restriction possibly additional restrictions due to thermal constraints may apply depending on the load current and thermal properties of the PCB

³⁾ This fault flag will be set only in ON-state and will depend on the logic state of the DEN-pin so that it can be distinguished from other fault situations by changing the logic state of DEN to high. For further information please refer to **[Chapter 8.1](#page-38-1)**

Application information

1) *I*_{LIM(th, adj)} values coincide with typical values of the current limit I_{LIM} @ 25°C. Typical values for I_{LIM} @ 150°C may show deviation from *I*LINM(th, adj); see **[Figure 28](#page-54-0)** for further details

2) The listed values for I_{OUT} indicate the required clearance of the output current from the adjusted current limit without being at risk to interact. These values can be used as a maximum nominal current if there is no constraint from a thermal point of view

3) *R*_{OCT} value must be selected in a way, that *I*_{OCT} current does not exceed *I*_{OCT(short2GND)}. Please be aware that if the OCTpin is connected with a too low R_{OCT} resistor to device GND the device will not be protected appropriately against reverse polarity. The device must not be operated with OCT-pin shorted to device GND

4) See **[Electrical Characteristics: Protection Functions](#page-34-13); Current limitation with setting I_{OCT} ≥ 97.85 μA** $\left(\text{corresponds to } R_{\text{OCT}} \leq 5.11 \text{ k}\Omega\right)$

6) Values given in this line are based on interpolation of corresponding neighboring specified values

7) See **[Electrical Characteristics: Protection Functions](#page-34-13); Current limitation with setting I_{OCT} = 50 µA (corresponds ** $**o**$ $**R**$ **_{** $**o**$ $**cr**$ **= 10 kΩ)**}

⁵⁾ Not subject to production test, values specified by design

Application information

- 8) See **[Electrical Characteristics: Protection Functions](#page-34-13); Current limitation with setting I_{OCT} = 27.47 µA (corresponds to** $R_{\text{OCT}} = 18.2 \text{ k}\Omega$ **)**
- 9) See **[Electrical Characteristics: Protection Functions](#page-34-13); Current limitation with setting I_{OCT} = 6.67 μA (corresponds ** $**o**$ $**R**$ **_{** $**o**$ $**cr**$ **= 75 kΩ)**}

¹⁰⁾ R_{OCT} values > 75k are not allowed for usage as the accuracy of the current limit will degrade

Table 12 R_{OCT} resistor value selection guide for adjusting current limitation threshold $I_{\text{LIM(th,adj)}}$ and an
overview of resulting current limitation data (typical values & expected range) for low
temperatures $T_i = -40^{\circ}C$

1) The listed values for *I_{ouT} indicate the required clearance of the output current from the adjusted current limit without* being at risk to interact. These values can be used as a maximum nominal current if there is no constraint from a thermal point of view

Application information

- 2) *R*_{OCT} value must be selected in a way, that *I*_{OCT} current does not exceed *I*_{OCT(short2GND)}. Please be aware that if the OCTpin is connected with an too low R_{OCT} resistor to device GND the device will not be protected appropriately against reverse polarity. The device must not be operated with OCT-pin shorted to device GND
- 3) See **[Electrical Characteristics: Protection Functions](#page-34-13); Current limitation with setting I_{OCT} ≥ 97.85 µA (COTTESPONDS to R_{OCT}** \leq **5.11 kΩ**)
- 4) Not subject to production test, values specified by design
- 5) Values given in this line are based on interpolation of corresponding neighboring specified values
- 6) See **[Electrical Characteristics: Protection Functions](#page-34-13); Current limitation with setting I_{OCT} = 50 µA (corresponds ** $**o**$ $**R**$ **_{** OCT **} = 10 kΩ)**
- 7) See **[Electrical Characteristics: Protection Functions](#page-34-13); Current limitation with setting I_{OCT} = 27.47 µA (COTTESPONDS to R_{OCT} = 18.2 kΩ)**
- 8) See **[Electrical Characteristics: Protection Functions](#page-34-13); Current limitation with setting I_{OCT} = 6.67 µA (corresponds ** $**o**$ $**R**$ **_{** $**o**$ $**c**$ $**T**$ $**=**$ **75 kΩ)**}
- 9) *R*_{OCT} values > 75k are not recommended for usage as the accuracy of the current limit will degrade

Figure 28 Current limitation threshold $I_{LIM(th,adj)}$ as function of I_{OCT} and related limitation values for **different temperatures**

Package outlines

11 Package outlines

Figure 29 PG-TSDSO-14 (Plastic Dual Small Outline Package) (RoHS-Compliant)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e. Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Revision history

12 Revision history

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-11-09 Published by Infineon Technologies AG 81726 Munich, Germany

© 2023 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (**www.infineon.com**).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.