

KitProg host protocol interface

specification

About this document

Scope and purpose

This specification defines the KitProg host protocol interface (KHPI) for communicating with the KitProg controller firmware starting from KitProg3 v1.00. KitProg1 and KitProg2 do not support this protocol.

Abbreviations and definitions

Abbreviations

Abbreviation	Definition
HID	human interface device
12C	inter-integrated circuit
KHPI	KitProg host protocol interface
SPI	serial peripheral interface
USB	universal serial bus



Table of contents

About this document				
Table of contents 2				
1	Introduction	. 3		
1.1	Version	3		
1.2	Hardware Interface	3		
2	Protocol Description	. 4		
2.1	Command Status (CMD_STAT)			
3	KitProg Commands			
3 .1	System Configuration Subsystem (0x80-0x82)			
3.1.1	Get Version (0x80)			
3.1.2	Reset FW (0x81)			
3.1.3	Mode Switch (0x82)			
3.2	User Interface Subsystem (0x83)			
3.2.1	LED Control (0x83)			
3.3	Power Control Subsystem (0x84)			
3.3.1	Set Power (0x84)			
3.3.2	Get Power (0x84)			
3.4	Custom SWD Requests (0x85)			
3.4.1	DAP Acquire (0x85)			
3.5	I2C/SPI Bridge (0x86-0x89)			
3.5.1	Set Interface Speed (0x86)			
3.5.2	Get Interface Speed (0x86)			
3.5.3	Restart I2C Master (0x87)			
3.5.4	I2C Write Transaction with Start / Restart (0x88)	11		
3.5.5	I2C Read Transaction with Start / Restart (0x88)	12		
3.5.6	I2C Write Transaction Continuation (No Start or Restart) (0x88)	13		
3.5.7	I2C Read Transaction Continuation (No Start or Restart) (0x88)	14		
3.5.8	SPI Data Transfer (0x89)	14		
3.6	GPIO Bridge (0x8A – 0x8D)	15		
3.6.1	Set GPIO Pin Drive Mode (0x8A)	15		
3.6.2	Set GPIO Pin State (0x8B)	15		
3.6.3	Read GPIO Pin State (0x8C)	16		
3.6.4	Read GPIO Pin State Change (0x8D)	16		
3.7	Info Command (0x90)			
3.7.1	Probe Info/Capabilities (0x90)	17		
3.8	Set Acquire Parameters (0x91)			
3.8.1	Set Acquire Timeout (0x91)			
3.8.2	Select DAP Handshake Type During DAP Acquire (0x91)			
3.8.3	Set DAP AP (0x91)			
3.9	Read Unique ID Record (0x92)			
3.10	Get/Set KitProg3 UART Flow Control (0x93)			
4	DAPLink Commands			
4 4.1	Mode Switch (0xA0)			
4.1 4.2	Get KitProg Info (0xA1)			
4.2 4.3	Reset DAPLink Device (0xA2)			
Revis	ion history	26		



1 Introduction

This specification defines the packet structures, and other logical data structures for the host-to-KitProg communication for non-standard CMSIS-DAP operations. The list and description of the available standard commands are available in CMSIS-DAP's official web page (https://arm-software.github.io/CMSIS_5/DAP/html/group__DAP__Commands__gr.html).

1.1 Version

This specification defines the packet structures for KitProg Host Protocol Interface with the following version:

Version Number	Value
Major Version	2
Minor Version	04

1.2 Hardware Interface

This protocol is created for USB endpoints of 64-byte long. It should be revised if used with USB endpoints of a different size.

The endpoint type (HID vs. Bulk) does not matter; this protocol does not have limitations of the CMSIS-DAP endpoint type.

Starting from version 2.00 of KHPI (used in KitProg3 starting from v.2.10), Bulk endpoints are used for the bridge interface.



2 Protocol Description

The communication protocol implies that some commands are available via CMSIS-DAP endpoints and in the same manner and format via other endpoints/interfaces.

This is implementation-specific, but commands can be available through interfaces and endpoints other than those dedicated to CMSIS-DAP. KitProg uses command IDs starting from 0x80 to comply with CMSIS-DAP firmware/interface definition. Commands 0x8E-0x8F and 0x93-0x9F are available for future expendability.

Command	CMSIS-DAP Interface	Bridge Interface
Standard CMSIS-DAP (0x00-0x09)	Yes	No
Reset Target (0x0A)	Yes	Yes ¹
Standard CMSIS-DAP (0x0B-0x7E)	Yes	No
Execute Commands (0x7F)	Yes	Yes ²
System Configuration Subsystem (0x80-0x82)	Yes	Yes
<u>User Interface Subsystem (0x83)</u>	Yes	No
Power Control Subsystem (0x84)	Yes	Yes
DAP Acquire (0x85)	Yes	No
<u>I2C/SPI Bridge (0x86-0x89)</u>	No	Yes
<u>GPIO Bridge (0x8A – 0x8D)</u>	Yes	Yes
Probe Info/Capabilities (0x90)	Yes	Yes
<u>Set Acquire Parameters (0x91)</u>	Yes	No
Read Unique ID Record (0x92)	Yes	No
<u>Get/Set KitProg3 UART Flow Control (0x93)</u>	Yes	Yes

For KitProg3 in DAPLink mode, vendor-specific command IDs start from 0xA0 to comply with the CMSIS-DAP interface definition of generic DAPLink.

If not stated otherwise, a response packet should be treated as the immediate (delay<10ms) response.

2.1 Command Status (CMD_STAT)

This section does not describe the response that is sent to non-existent command calls; it is 0xFF per CMSIS-DAP documentation. It is returned in Byte 0. The remainder of the packet (if any) does not matter.

CMD_STAT is command status that is included in each command response.

CMD_STAT	
0000 0000 (0x00)	SUCCESS. Command executed successfully.
0000 0001 (0x01)	WAIT. Command accepted; execution is in progress. The host must poll the response until SUCCESS or timeout. All bytes that follow (if any) must be ignored by the host.
1000 0001 (0x81)	FAIL (INVALID_PARAMS). Invalid parameters.
1000 0010 (0x82)	FAIL (OPERATION_FAIL). Operation fails.

¹ Starting from version 2.03 of KHPI, Reset Target command is available on the Bridge interface.

² Starting from version 2.00 of KHPI, Execute multiple commands from a single packet is available on the Bridge interface.



3 KitProg Commands

This section describes the commands that are available in KitProg in either BULK or HID interface modes.

3.1 System Configuration Subsystem (0x80-0x82)

3.1.1 Get Version (0x80)

Used to get FW version + HW ID.

COMMAND (OUT Packet)	
Byte 0	1000 0000 (0x80)
RESPONSE (IN Packet)
Byte 0	1000 0000 (0x80)
Byte 1	CMD_STAT
Byte 2	Major version of KitProg FW LSB
Byte 3	Major version of KitProg FW MSB
Byte 4	Minor version of KitProg FW LSB
Byte 5	Minor version of KitProg FW MSB
Byte 6	Hardware ID LSB
Byte 7	Hardware ID MSB
Byte 8	Major version of the KHPI
Byte 9	Minor version of the KHPI
Byte 10	Firmware build number LSB
Byte 11	Firmware build number MSB

3.1.2 Reset FW (0x81)

Issues a SW reset for the KitProg. There is no IN packet from the KitProg. This command includes USB reenumeration.

COMMAND (OUT Packet)	
Byte 0	1000 0001 (0x81)
RESPONSE (IN Pac	ket)
None	



3.1.3 Mode Switch (0x82)

When KitProg receives this command, it enters the USB bootloader mode or mode switch immediately. It includes USB re-enumeration. There is no IN packet from the KitProg.

A response is issued only if invalid parameters (Byte 1) are received.

COMMAND (OUT Packet)	
Byte 0	1000 0010 (0x82)
Byte1	Desired mode:
	• 0x00 – Bootloader
	• 0x01 – CMSIS-DAP v.2.xx (USB Bulk)
	• 0x02 – CMSIS-DAP v.1.xx (USB HID)
	 0x03 – Arm[®] Mbed[®] DAPLink
_	• 0x04 – CMSIS-DAP v.2.xx Double UART (USB Bulk)
RESPONSE ((IN Packet)
Byte 0	1000 0010 (0x82)

3.2 User Interface Subsystem (0x83)

CMD_STAT

CMD_STAT

3.2.1 LED Control (0x83)

Used to change the LED state.

Byte 1

COMMAND (OUT Packet)	
Byte 0	1000 0011 (0x83)
Byte 1	UI state:
	0x00 – LED_STATE_READY
	0x01 – LED_STATE_PROGRAMMING
	0x02 – LED_STATE_SUCCESS
	0x03 – LED_STATE_ERROR
RESPONSE (I	N Packet)
Byte 0	1000 0011 (0x83)

The board that implements KHPI has its own default state(s) of indication (UI) for each mode that it supports. These default modes correspond to the READY state; it is supposed to be set after board startup. The SUCCESS state is intended to indicate that the previous SWD transactions have ended with no errors.

Byte 1



3.3 Power Control Subsystem (0x84)

3.3.1 Set Power (0x84)

Sets the device power supply.

Byte 0	1000 0100 (0x84)
Byte 1	0x10 (set power)
Byte 2	 Device power mode: 0x00 = Power Off voltage regulator. 0x01 = Power On voltage regulator. 0x02 = Power On with voltage for digital potentiometer. In this case, bytes 3-4 define the voltage.
Byte 3	Voltage LSB
Byte 4	Voltage MSB
RESPONSE (I	N Packet)
Byte 0	1000 0100 (0x84)
Byte 1	CMD_STAT
Byte 2	This byte is defined only if CMD_STAT is returned as fail. 0x80 – Failed to set the desired voltage. 0xFF – Kit doesn't have an onboard digital potentiometer.

3.3.2 Get Power (0x84)

Returns the current device power settings/voltage.

COMMAND (COMMAND (OUT Packet)	
Byte 0	1000 0100 (0x84)	
Byte 1	0x11 (Get Power)	
RESPONSE ((IN Packet)	
Byte 0	1000 0100 (0x84)	
Byte 1	CMD_STAT	
Byte 2	Device power supply.	
	0x00 = External (on-board regulator off).	
	None Zero = Powered by KitProg3.	
Byte 3	LSB of Vtarg voltage in the unit of mV.	
Byte 4	MSB of Vtarg voltage in the unit of mV.	
Byte 5	LSB of the digital potentiometer voltage, requested by the host.	
Byte 6	MSB of the digital potentiometer voltage, requested by the host.	
Byte 7	Indicates the status of the digital potentiometer for this HW:	
	• 0 – Not available	
	• 1 –Available on this Kit	



3.4 Custom SWD Requests (0x85)

3.4.1 DAP Acquire (0x85)

Acquires a specified target chip. Acquire is allowed only through the SWD interface; otherwise, byte 0 in the response will contain 0xFF. Power is automatically applied to the target device if using Power Cycle Acquire mode and device is not powered externally. In this mode, the target must not be externally powered; if not, the attempt to acquire will fail. If using custom acquisition, Byte 4 should be defined with exact number of commands in the acquire sequence. When auto target detection is used, the target family will be retrieved from the DAP ROM table.

COMMAND (OU	JT Packet)		
Byte 0	1000 0101 (0	x85)	
Byte 1	Defines Targ	jet:	
	 0x00 – PSoC[™] 4 		
	 0x01 – PSoC[™] 5LP 		
	• 0x02	2 – PSoC™ 6 BLE	
	• 0x03	– T2G and XMC7000	
	• 0x04	I – AIROC™	
	• 0x05	o – PSoC™ 3	
	• 0xFE	– Custom acquisition sequence	
	• 0xFF	– Target auto detection	
Byte 2	Acquire Mod		
) – Reset	
		– Power Cycle	
D. + - C	Number of a	cquire attempts (until succeeds)	
Byte 3	Number of a	equire accompts (antit succeeds)	
Byte 4	Only for cust Custom acqu	tom acquisition sequence: number of writ	e (5 bytes) or read (1 byte) operations to
Byte 4	Only for cust Custom acquinstruction/coprogrammin	tom acquisition sequence: number of uisition sequence – sequence of writ data registers. Acquire sequences fo	•
Byte 4	Only for cust Custom acquinstruction/coprogrammin	tom acquisition sequence: number of uisition sequence – sequence of writ data registers. Acquire sequences fo ng specifications. For information on <u>Architecture Specification.</u>	e (5 bytes) or read (1 byte) operations to r devices should be taken from device
Byte 4	Only for cust Custom acquinstruction/oprogrammin Interface v5	tom acquisition sequence: number of uisition sequence – sequence of writ data registers. Acquire sequences fo ng specifications. For information on <u>Architecture Specification.</u>	e (5 bytes) or read (1 byte) operations to r devices should be taken from device
Byte 4	Only for cust Custom acquinstruction/oprogrammin Interface v5. Write operat	tom acquisition sequence: number of uisition sequence – sequence of writ data registers. Acquire sequences fo ng specifications. For information on <u>Architecture Specification.</u>	re (5 bytes) or read (1 byte) operations to r devices should be taken from device SWD Transfer Requests see <u>ARM Debug</u>
Byte 4	Only for cust Custom acquinstruction/oprogrammin Interface v5. Write operat	tom acquisition sequence: number of uisition sequence – sequence of writ data registers. Acquire sequences fo ag specifications. For information on <u>Architecture Specification.</u> tion: Field SWD Transfer Request Data (LSb	e (5 bytes) or read (1 byte) operations to r devices should be taken from device SWD Transfer Requests see <u>ARM Debug</u> Example
Byte 3 Byte 4 Byte 5 -63	Only for cust Custom acquinstruction/oprogrammin Interface v5. Write operat Byte Byte 0	tom acquisition sequence: number of uisition sequence – sequence of writ data registers. Acquire sequences fo ng specifications. For information on <u>Architecture Specification.</u> tion: Field SWD Transfer Request Data (LSb bit sent first)	Example 0x81 (ABORT Write)
Byte 4	Only for cust Custom acquinstruction/oprogrammin Interface v5. Write operat Byte Byte 0	tom acquisition sequence: number of uisition sequence – sequence of writ data registers. Acquire sequences fo ag specifications. For information on Architecture Specification. tion: Field SWD Transfer Request Data (LSb bit sent first) Address of register to write to (LSB sent first)	Example 0x0000001E (ORUNERRCLR=1, STKCMPCLR=1,
Byte 4	Only for cust Custom acquinstruction/oprogrammin Interface v5 Write operat Byte Byte 0 Byte 1-4	tom acquisition sequence: number of uisition sequence – sequence of writ data registers. Acquire sequences fo ag specifications. For information on Architecture Specification. tion: Field SWD Transfer Request Data (LSb bit sent first) Address of register to write to (LSB sent first)	Example 0x0000001E (ORUNERRCLR=1, STKCMPCLR=1,



RESPONSE (IN Packet)

RESPONSE (IN Pa	RESPONSE (IN PACKET)	
Byte 0	1000 0101 (0x85)	
Byte 1	CMD_STAT	
Byte 2	Acquisition Result:	
	• 0x00 – Device was not acquired	
	0x01 – Device was acquired	

3.5 I2C/SPI Bridge (0x86-0x89)

3.5.1 Set Interface Speed (0x86)

Sets the current Interface data rate.

COMMAND (C	DUT Packet)
Byte 0	1000 0110 (0x86)
Byte 1	Request type:
	• 0x00 – Set speed
Byte 2	Interface type:
	• 0x00 – I2C interface
	• 0x01 – SPI interface
Byte 3-6	Interface desired speed (Little-endian).
	For I2C:
	• 0x0000000 = 50 kbps
	• 0x0000001 = 100 kbps
	• 0x0000002 = 400 kbps
	• 0x0000003 = 1 Mbps
	For SPI, this word sets the SPI frequency. If the bit rate is not achievable, the next smaller achievable value is set. The actual value that was set is returned in the response packet.
Byte 7	For SPI only, this byte means:
	• Bit 0: Bit Order (MSB=0, LSB=1)
	• Bit 1-2: SPI Mode 0-3
RESPONSE (I	N Packet)
Byte 0	1000 0110 (0x86)
Byte 1	CMD_STAT

Byte 2-5

For SPI only: The actual bit rate that is set



3.5.2 Get Interface Speed (0x86)

Gets the current Interface data rate.

COMMAND (OUT Packet)	
Byte 0	1000 0110 (0x86)
Byte 1	Request type:
	• 0x01 – Get speed
Byte 2	Interface type:
	• 0x00 – I2C interface
	• 0x01 – SPI interface
RESPONSE (I	N Packet)
Byte 0	1000 0110 (0x86)
Byte 1	CMD_STAT
Byte 2-5	Interface current speed (Little-endian).
	For I2C:
	• 0x0000000 = 50 kbps
	• 0x0000001 = 100 kbps
	• 0x0000002 = 400 kbps
	• 0x0000003 = 1 Mbps
	For SPI: The actual bit rate value.
Byte 6	For SPI only, this byte means:
	• Bit 0: Bit Order (MSB=0, LSB=1)
	• Bit 1-2: SPI Mode 0-3

3.5.3 Restart I2C Master (0x87)

Disables the I2C hardware, waits for the bus to be released, and re-enables the I2C hardware.

COMMAND (OUT Packet)	
Byte 0	1000 0111 (0x87)
RESPONSE (IN Packet)	
Byte 0	1000 0111 (0x87)
Byte 1	CMD_STAT



3.5.4 I2C Write Transaction with Start / Restart (0x88)

The bridge generates a Start/Restart condition and sends an I2C address byte containing the 7-bit I2C address and a cleared R/W bit. If the address byte is acknowledged, the bridge sends each byte onto the bus and waits for acknowledgement. If any byte is NACKed, the bridge stops sending data onto the bus.

If the 'S' bit in Byte 1 of the COMMAND (OUT Packet) is set, the bridge generates a Stop condition at the end of the transaction. Otherwise, the bridge does not generate a Stop condition, thereby allowing the execution of a following command with a restart or with a continuation of the current transaction.

The command can respond with the WAIT response in CMD_STAT. If the I2C slave stretches the bus and the transaction takes long, the response with the WAIT status will be issued every second to indicate that the bridge is alive. In such cases, no command can be accepted by the bridge until the current operation is completed. The only exception is the Restart I2C Master (see Section **3.5.3**) command that can be used to interrupt unfinished write transactions.

COMMAND (OUT Packet)	
Byte 0	1000 1000 (0x88)
Byte 1	0001 xxSR
	R indicates whether to generate a Start or Restart condition.
	• 0 = Generate a Start condition.
	• 1 = Generate a Restart condition.
	S indicates whether to generate a Stop condition.
	• 0 = Do not generate a Stop condition.
	• 1 = Generate a Stop condition.
Byte 2	Length (number of bytes to write). Must be less than or equal to 60.
	Otherwise, only 60 bytes are processed in FW.
Byte 3	7-bit I2C slave address. The MSB of this byte must be cleared.
Bytes 4-63	Data to send. Byte 2 of the packet specifies the number of bytes that are valid.
RESPONSE (IN	I Packet)
Byte 0	1000 1000 (0x88)
Byte 1	CMD_STAT
Byte 2	ACK indicator for the I2C slave address byte:
	• 0x00 = NACK
	• 0x01 = ACK
	If this byte indicates a NACK, all following data is invalid.
Bytes 3-62	ACK indicator for every byte written:
	• 0x00 = NACK
	• 0x01 = ACK
	Data that occurs after the first NACK indication is invalid.



3.5.5 I2C Read Transaction with Start / Restart (0x88)

The bridge generates a Start/Restart condition and sends an I2C address byte containing the 7-bit I2C address and a set R/W bit. If the address byte is acknowledged, the bridge reads each byte on the bus and acknowledges.

If the S bit in Byte 0 of the COMMAND (OUT Packet) is set, the bridge NACKs the last byte (though this byte is successfully received) and generates a Stop condition at the end of the transaction. Otherwise, the bridge ACKs the last byte and does not generate a Stop condition, thereby allowing execution of a following command with a Restart or with a continuation of the current transaction.

The command can respond with a WAIT response in CMD_STAT. If the I2C slave stretches the bus and the transaction takes long, the response with the WAIT status will be issued every second to indicate that the bridge is alive. In such cases, no command can be accepted by the bridge until the current operation is completed. The only exception is the Restart I2C Master (see Section **3.5.3**) command that can be used to interrupt unfinished read transactions.

COMMAND (OUT Packet)	
Byte 0	1000 1000 (0x88)
Byte 1	0010 xxSR
	R indicates whether to generate a Start or Restart condition.
	• 0 = Generate a Start condition.
	• 1 = Generate a Restart condition.
	S indicates whether to generate a Stop condition.
	• 0 = Do not generate a Stop condition.
	• 1 = Generate a Stop condition.
Byte 2	Length (number of bytes to read). Must be less than or equal to 61.
	Otherwise, only 61 bytes are processed in FW.
Byte 3	7-bit I2C slave address. The MSB of this byte must be cleared.
RESPONSE (I	N Packet)
Byte 0	1000 1000 (0x88)
Byte 1	CMD_STAT
Byte 2	ACK indicator for the I2C slave address byte:
	• 0x00 = NACK
	• 0x01 = ACK
	If this byte indicates a NACK, all following data is invalid.
Bytes 3-63	Received data bytes in the chronological order of reception from the slave.



3.5.6 I2C Write Transaction Continuation (No Start or Restart) (0x88)

Continues an existing I2C Write transaction. The bridge sends each byte onto the bus and waits for acknowledgment. If any byte is NACKed, the bridge discontinues sending onto the bus.

If the 'S' bit in Byte 1 of the COMMAND (OUT Packet) is set, the bridge generates a Stop condition at the end of the transaction. Otherwise, the bridge does not generate a Stop condition, thereby allowing the execution of a following command with a Restart or with the continuation of the current transaction. The behavior is undefined when this command is sent when an I2C Write transaction is not active.

The command can respond with the WAIT response in CMD_STAT. If the I2C slave stretches the bus and the transaction takes long, the response with the WAIT status will be issued every second to indicate that the bridge is alive. In such cases, no command can be accepted by the bridge until the current operation is completed. The only exception is the Restart I2C Master (see Section **3.5.3**) command that can be used to interrupt unfinished write transactions.

COMMAND (OUT Packet)	
Byte 0	1000 1000 (0x88)
Byte 1	0011 Sxxx
	S indicates whether to generate a Stop condition.
	• 0 = Do not generate a Stop condition.
	• 1 = Generate a Stop condition.
Byte 2	Length (number of bytes to write). Must be less than or equal to 61.
	Otherwise, only 61 bytes are processed in FW.
Bytes 3-63	Data to send. Byte 2 specifies the number of bytes that are valid.
RESPONSE (IN	Packet)
Byte 0	1000 1000 (0x88)
Byte 1	CMD_STAT
Bytes 2-62	ACK indicator for each byte written:
	• 0x00 = NACK
	• 0x01 = ACK
	Data that occurs after the first NACK indicator is invalid.



3.5.7 I2C Read Transaction Continuation (No Start or Restart) (0x88)

Continues the existing I2C Read transaction. The bridge reads each byte on the bus and acknowledges.

If the 'S' bit in Byte 1 of the COMMAND (OUT Packet) is set, the bridge NACKs the last byte (although this byte is successfully received) and generates a Stop condition at the end of the transaction. Otherwise, the bridge ACKs the last byte and does not generate a Stop condition, thereby allowing the execution of a following command with a Restart or with a continuation of the current transaction. The behavior is undefined when this command is sent when an I2C read transaction is not active.

The command can respond with the WAIT response in CMD_STAT. If the I2C slave stretches the bus and the transaction takes long, the response with the WAIT status will be issued every second to indicate that the bridge is alive. In such cases, no command can be accepted by the bridge until the current operation is completed. The only exception is the Restart I2C Master (see Section **3.5.3**) command that can be used to interrupt unfinished read transactions.

COMMAND (OUT Packet)	
Byte 0	1000 1000 (0x88)
Byte 1	0100 Sxxx
	S indicates whether to generate a Stop condition.
	• 0 = Do not generate a Stop condition.
	• 1 = Generate a Stop condition.
Byte 2	Length (number of bytes to read). Must be less or equal to 62.
	Otherwise, only 62 bytes are processed in FW.
RESPONSE (II	N Packet)
Byte 0	1000 1000 (0x88)

Byte 0	1000 1000 (0x88)
Byte 1	CMD_STAT
Bytes 2-63	Received data bytes in the chronological order of reception from the slave

3.5.8 SPI Data Transfer (0x89)

Transfers data via SPI. The bridge performs data exchange between the PC and the target application. Before data exchanging, the bridge sets the proper SS (Slave select) from HIGH to LOW level and after completing from LOW to HIGH. Use proper SS values from the Info (0x90) command. If you use unsupported SS values, the response will be FAIL (INVALID_PARAMS).

COMMAND (C	COMMAND (OUT Packet)	
Byte 0	1000 1001 (0x89)	
Byte 1	Length (number of bytes to write/read). Must be less than or equal to 60.	
	Otherwise, only 60 bytes are processed in FW.	
Byte 2	SS to use:	
	• 0x01 – SS#0	
	• 0x02 – SS#1	
	• 0x04 – SS#2	
Byte 3	Control byte:	
	• 0x00 = No Start/Stop for SS	
	• 0x02 = Start condition – SS transition HIGH-> LOW	
	• 0x08 = Stop condition – SS transition LOW-> HIGH	



COMMAND (OUT Packet)	
Bytes 4-63	Data
RESPONSE (IN Packet)	
Byte 0	1000 1001 (0x89)
Byte 1	CMD_STAT
Byte 2-61	Received data bytes in the chronological order of reception from the slave.

3.6 GPIO Bridge (0x8A – 0x8D)

Byte 1 in all of the requests specifies the GPIO pin on the KitProg3 device, which is connected to the pin on target device. Available pins are described in the KitProg3 User Guide. If an invalid GPIO pin reference is provided or if a pin mode cannot be set, Byte 1 in response returns FAIL.

3.6.1 Set GPIO Pin Drive Mode (0x8A)

Sets one of the GPIO pins with the chosen drive mode, and returns whether the drive mode of GPIO pin has been set.

COMMAND (OUT Packet)
Byte 0	1000 1010 (0x8A)
Byte 1	0bXXXX YYYY
	• XXXX – port number
	• YYYY – pin number
Byte 2	Desired Pin Drive Mode :
	• 0x00 - High Impedance Digital
	• 0x01 - Resistive Pull Up
	• 0x02 - Resistive Pull Down
	• 0x03 - Open Drain, Drives Low
	• 0x04 - Open Drain, Drives High
	• 0x05 - Strong Drive
	• 0x06 - Resistive Pull Up & Down
RESPONSE (IN Packet)
Byte 0	1000 1010 (0x8A)
Byte 1	CMD_STAT

3.6.2 Set GPIO Pin State (0x8B)

Sets GPIO pin state – LOW or HIGH, and returns status whether state has been set. Trying to set LOW or HIGH on pin in High Impedance Digital (HiZ) mode will result in INVALID_PARAMS error.

COMMAND (OUT Packet)		
Byte 0	1000 1011 (0x8B)	



COMMAND (OUT Packet)

COMMAND (oor facket
Byte 1	0bXXXX YYYY
	• XXXX – port number
	• YYYY – pin number
Byte 2	Pin State to set:
	• 0 – Low (0)
	• Not 0 – High (1)
RESPONSE ((IN Packet)
Byte 0	1000 1011 (0x8B)
Byte 1	CMD_STAT

3.6.3 Read GPIO Pin State (0x8C)

Returns the current LOW or HIGHT state of the GPIO pin.

COMMAND (OUT Packet)
Byte 0	1000 1100 (0x8C)
Byte 1	0bXXXX YYYY
	• XXXX – Port number
	• YYYY – Pin number
RESPONSE (IN Packet)
Byte 0	1000 1100 (0x8C)
Byte 1	CMD_STAT
Byte 2	Current pin state on the chosen GPIO pin.

3.6.4 Read GPIO Pin State Change (0x8D)

Returns whether the state of GPIO pin has changed.

COMMAND (OUT P	acket)			
Byte 0 1000 1101 (0x8D)				
Byte 1	0bXXXX YYYY			
	• XXXX – Port number			
	• YYYY – Pin number			

RESPONSE (IN P	RESPONSE (IN Packet)		
Byte 0	1000 1101 (0x8D)		
Byte 1	CMD_STAT		
Byte 2	0x00 – State is unchanged		
	0x01 – Transition from LOW to HIGH occurred.		
	0x02 – Transition from HIGH to LOW occurred.		



3.7 Info Command (0x90)

3.7.1 Probe Info/Capabilities (0x90)

COMMAND (OUT Packet)

Byte 0

1001 0000 (0x90)

RESPONSE (Byte 0	1001 000	n (nygn)								
	CMD_STAT									
Byte 1				·						
Byte 2		erfaces suppo		-		2				
	7	6	5	4 PCTR		3	2		1	0
	Res	GPIO	VMEAS			DAPB	DAI	'n	SPI	I2C
		•	s whether I2 s whether S	00						
		APH – Specifie		00	• •		rted (I	ISB HID)	
		APB – Specifie					-		-	
		CTRL – Specif						00 000	· · ·	
		MEAS – Speci		•	•	•	oporte	d		
		PIO – Specifie		•		-	•			
Byte 3	UART(s) a	and LED(s) sup	ported, bit a	assignment	S:					
	7	6	5	4	3	2		1	0	
	UARTS LEDS									
	UARTS – Quantity of UARTs supported									
	LEDS – Number of status LEDs									
Byte 4	I2C clocks supported and GPIO pins supported, bit assignments:									
	7	6	5	4	3	2		1	0	
	Reserved	1	3[6]	3[5]	1M	400	К	100K	50)K
	50K – Specifies whether 50 kbps is supported									
	100K – Specifies whether 100 kbps is supported									
	400K – Specifies whether 400 kbps is supported									
	1M – Specifies whether 1 Mbps is supported									
	3[5] - Specifies whether GPIO pin 3[5] (port 3, pin 5) is supported									
	3[6] - Specifies whether GPIO pin 3[6] (port 3, pin 6) is supported									
Byte 5-8	Minimum	SPI speed su	pported, in I	Hz. Little-er	ndian.					
Byte 9-12	Maximun	n SPI speed su	pported, in	Hz. Little-e	ndian.					
Byte 13	SPI slave	select suppor	ted, bit assi	gnments:				- -		
	7	6	5	4	3	2		1	0	
	SS7	SS6	SS5	SS4	SS3	SS2		SS1	SS	S0
	В	itmask for SS	supported. I	Bit is set to	'1' if cor	rrespondi	ng SS i	s suppo	orted.	



RESPONSE (IN Packet)								
Byte 14	Voltage	es supported	by the kit, bit a	assignments	:				
	7 6 5 4 3 2					2	1	0	
	Reserv	ved			5V	3_3V	2_5V	1_8V	
		1_8V – Specifies whether 1.8V is supported							
	2_5V – Specifies whether 2.5V is supported								
	3_3V – Specifies whether 3.3V is supported								
	5V – Specifies whether 5V is supported								

3.8 Set Acquire Parameters (0x91)

This command is available started from 1.10 version of protocol.

3.8.1 Set Acquire Timeout (0x91)

Set the acquisition timeout value during the DAP Acquire (0x85) command execution. If Byte 2 is 0x00, default values are set:

- PSoC[™] 4: Reset 2.5 ms, Power Cycle 5 ms
- PSoC[™] 5LP: Reset 2.5 ms, Power Cycle 5 ms
- PSoC[™] 6A, T2G, AIROC[™], XMC7000 Reset 1000 ms, Power Cycle 1000 ms

COMMAND	(OUT Packet)			
Byte 0	1001 0001 (0x91)			
Byte 1	0x00 (set acquire timeout)			
Byte 2	Timeout value to set in seconds; must be equal or less than 30.			
RESPONSE	(IN Packet)			
Byte 0	1001 0001 (0x91)			
Byte 1	CMD_STAT			



3.8.2 Select DAP Handshake Type During DAP Acquire (0x91)

The type of DAP handshake which will be used to select the debug protocol during the process. DAP Acquire request can be selected among the following:

- Line reset/TLR
- <Initial_Protocol> to <Final_Protocol>
- Dormant to <Final_Protocol>
- <Initial_Protocol> to Dormant to <Final_Protocol>

The selected sequence will be used in DAP Acquire requests until KitProg is powered on. If Byte 2 is 0x00, default values are set:

- For PSoC[™] 4, PSoC 5LP the SWD Line reset will be used
- For PSoC[™] 6A, T2G, AIROC[™], XMC7000 the JTAG to SWD will be used

(OUT Packet)
1001 0001 (0x91)
0x01 (select DAP handshake type)
Defines handshake type:
• 0x00 – System default (SWD Line reset for PSoC [™] 4, JTAG to SWD otherwise)
• 0x01 – SWD Line reset
• 0x02 – JTAG to SWD
• 0x03 – Dormant to SWD
• 0x04 – JTAG to Dormant to SWD
(IN Packet)
1001 0001 (0x91)
CMD_STAT

3.8.3 Set DAP AP (0x91)

Select active DAP MEM access port through which the test mode bit will be set during acquisition.

COMMAND	(OUT Packet)	
Byte 0	1001 0001 (0x91)	
Byte 1	0x02 (set DAP AP)	
Byte 2	DAP AP number	
RESPONSE	(IN Packet)	
Byte 0	1001 0001 (0x91)	
Byte 1	CMD_STAT	

3.9 Read Unique ID Record (0x92)

Provides information about device stored in KitProg3. Byte 2 can be 0xFF in cases when Unique ID Record is corrupted or blank. Byte 3-62 are defined only if Byte 2 is 0x00.

OUT Packet)									
1001 0010 (0x92)	1001 0010 (0x92)								
IN Packet)									
1001 0010 (0x92)									
CMD_STAT									
Indicator whether Un	ique ID Recor	d is valid:							
• 0x00 – Valid									
 0xFF – Invalid 									
mbed board ID in ASC	II encoding								
Unique ID of device									
Programming interfa	ces and progr	amming opt	ions, bit ass	ignments:					
7 6	5	4	3	2	1	0			
Reserved	SWO	PPPC	PMPR	JTAG	SWD	DAPLink			
DAPLink – is D	APLink suppo	orted							
SWD – is communicational interface supported									
JTAG – is com	JTAG – is communicational interface supported								
PMPR – is pro	PMPR – is programming mode reset supported								
PPPC – is programming mode power cycle supported									
SWO – is Single Wire Output supported									
Supported bridging a	nd bridging fe	eatures, bit a	ssignments						
7 6	5	4	3	-	1	0			
		12C	UARI_RIS	UARTHW	UARIS				
	GPIO – is GPIO bridging supported LEDs and mode switching parameters for KitProg3, bit assignments:								
		-	og2 hit acci	anmonter					
LEDs and mode switc	hing paramet	ers for KitPr	<u> </u>		1	0			
		-	3	gnments: 2	1 LEDS	0			
LEDs and mode switc	hing paramet	ers for KitPr 4	3 MODE		1 LEDS	0			
	IN Packet) IN Dacket) INDI 0010 (0x92) CMD_STAT Indicator whether Un 0x00 - Valid 0xFF - Invalid mbed board ID in ASC Unique ID of device Programming interfac 7 6 Reserved DAPLink - is D SWD - is com JTAG - is com PMPR - is pro PPPC - is prog SWO - is Sing Supported bridging a 7 6 GPIO SPI UARTs - quan UARTHW - is I UART_RTS - is I2C - is I2C bri I2C_PU - is I2C	1001 0010 (0x92) IN Packet) 1001 0010 (0x92) CMD_STAT Indicator whether Unique ID Recor 0x00 - Valid 0xFF - Invalid mbed board ID in ASCII encoding Unique ID of device Programming interfaces and progr 7 6 7 6 8 NAPLink - is DAPLink suppor SWD - is communicational JTAG - is communicational PMPR - is programming mod SWO - is Single Wire Outpu Supported bridging and bridging fee 7 6 5 GPIO SPI 12C_PU UARTS - quantity of UARTS UARTHW - is USB-UART HW UARTHW - is I2C pullup suppor 12C_PU - is 12C pullup suppor	1001 0010 (0x92) IN Packet) 1001 0010 (0x92) CMD_STAT Indicator whether Unique ID Record is valid: • 0x00 - Valid • 0xFF - Invalid mbed board ID in ASCII encoding Unique ID of device Programming interfaces and programming opt 7 6 5 4 Reserved SWO DAPLink - is DAPLink supported SWD - is communicational interface su JTAG - is communicational interface su PPPC - is programming mode reset su PPPC - is Single Wire Output supported Supported bridging and bridging features, bit at 7 6 5 4 GPIO SPI I2C_PU I2C UARTS - quantity of UARTS UARTHW - is USB-UART HW flow control	1001 0010 (0x92) IN Packet) 1001 0010 (0x92) CMD_STAT Indicator whether Unique ID Record is valid: 0x00 - Valid 0xFF - Invalid 0xFF - Invalid mbed board ID in ASCII encoding Unique ID of device Programming interfaces and programming options, bit ass 7 6 5 4 3 Reserved SWO PPPC PMPR DAPLink - is DAPLink supported SWD - is communicational interface supported JTAG - is communicational interface supported PPPC - is programming mode reset supported PPPC - is programming mode power cycle support SWO - is Single Wire Output supported Supported bridging and bridging features, bit assignments 7 6 5 4 3 GPIO SPI I2C_PU I2C UART_RTS UARTHW - is USB-UART HW flow control supported UART_RTS - is special RTS behavior used I2C - Iis I2C bridging supported I2C_PU - is I2C pullup supported 	1001 0010 (0x92) IN Packet) 1001 0010 (0x92) CMD_STAT Indicator whether Unique ID Record is valid: • 0x00 - Valid • 0xF - Invalid mbed board ID in ASCII encoding Unique ID of device Programming interfaces and programming options, bit assignments: 7 6 5 4 3 2 Reserved SWO PPPC PMPR JTAG DAPLink - is DAPLink supported SWD - is communicational interface supported JTAG - is communicational interface supported JTAG - is communicational interface supported PMPR - is programming mode reset supported PMPR - is programming mode power cycle supported SwD - is Single Wire Output supported SWO - is Single Wire Output supported SWO - is Single Wire Output supported VO - is Single Wire Output supported Suported bridging and bridging features, bit assignments: T 6 5 4 3 2 GPIO SPI 12C_PU 12C UART_RTS UARTS - quantity of UARTS UARTHW UARTHW - is USB-UART HW flow control supported UARTHW - is 12C bridging supported 1	1001 0010 (0x92) IN Packet) 1001 0010 (0x92) CMD_STAT Indicator whether Unique ID Record is valid: 0x00 - Valid 0xFF - Invalid mbed board ID in ASCII encoding Unique ID of device Programming interfaces and programming options, bit assignments: 7 6 5 4 3 2 1 Reserved SWO PPPC PMPR JTAG SWD DAPLink - is DAPLink supported SWD - is communicational interface supported JTAG - is communicational interface supported PMPR - is programming mode reset supported PMPR - is programming mode power cycle supported SWO - is Single Wire Output supported Supported bridging and bridging features, bit assignments: 7 6 5 4 3 2 1 GPIO SPI I2C_PU I2C UART_RTS UARTHW - is USB-UART HW flow control supported UARTHW - is USB-UART HW flow control supported UART_RTS - is special RTS behavior used I2C - is I2C bridging supported I2C_PU - is I2C pullup supported I2C - PU - is I2C pullup supported			



RESPONSE (IN Packet)							
Byte 12	Target	type definition	on, bit assi	ignments:				
	7	6	5	4	3	2	1	0
	Secure	e			Target-Ty	pe		
		Target-Type	2					
		• x000	00000 – PS	50C™ 4				
		• x000	00001 – PS	oC™ 5LP				
		• x000	00010 – PS	SoC™ 6				
		• x000	00011 – PS	oC™ 6A-2M				
		• x000	00100 – PS	6A-512 боС™				
		• x000	00101 – PS	6A-256K				
		• x000	00110 – PN	/G1				
		• x000)0111 – T2	G				
		• x000)1000 – PS	oC™ 4500				
		• x000	01001 – XM	1C7000				
		• x000	01010 - AIF	ROC™				
		• x000)1011 - PS	OC™ Edge 84				
		Secure – is t	arget secu	ire				
Byte 13	Conne	ctivity modul	e and FRA	M support, bit	assignments	:		
-	7	6	5	4	3	2	1	0
	WB				FRAM			
		FRAM – type	of FRAM:					
	 xxxx000 – not supported 							
	• xxxx001 - CY15B104QSN							
	• xxxxx010 - FM24V10							
	• xxxxx011 - FM25V10							
	WB – type of connectivity module supported:							
	 00000xxx – not supported 							
		• 0000	01xxx - LBI	EE5KL1DX				
		• 000	10xxx - CY	W43012				
	• 00011xxx - CYW4343W							
		• 0010	00xxx - CY	N43438				
		• 0010	01xxx - CYI	BLE-416045				
		• 001	10xxx - CYI	BLE-022001				
		• 001	11xxx - Var	rious				
		• 0100	00xxx - CYS	SBSYS-RP01				
		• 0100	01xxx – Int	ernal BLE				
		• 010	10xxx - CYV	W20819				
		• 010	11xxx – CY	W94373W				
		• 0110) 00xxx - CY	N43439				
		• 0110) 1xxx - CY	N920829				
		• 011	10xxx - CY	N55XXX				
	1							

specification

KitProg Commands



RESPONSE (II	N Packet)						
Byte 14	SMIF and QSPI, bit assignments:						
	7 6 5 4 3 2 1 0						
	Reserved SMIF						
	SMIF – type of Flash memory supported:						
	 xxx00000 – not supported 						
	• xxx00001 - S25FL512S						
	• xxx00010 - S25FL064L						
	• xxx00011 - S25FS512S						
	• xxx00100 - S25HL512T						
	• xxx00101 - S25FL256S						
	• xxx00110 - S25FS128S, S28HS01GT, S70KS1283GA						
	xxx00111 - S25HS512T						
Byte 15	Boards features, bit assignments:76543210						
	CAPSENSE EHA EHD EP VTAR PWR VM VC						
	VC – is voltage control supported						
	VM – is voltage detection supported						
	PWR – is power on/off supported						
	VTAR – is VTARG output disabled by default						
	EP – is External Power supported						
	EHD – is Diligent Pmod extension headers supported						
	EHA – is Arduino compatible headers supported						
	CAPSENSE – is CAPSENSE™ supported						
Byte 16	Reserved for Future Use						
Byte 17-48	Full Device Name in ASCII encoding						
Byte 49	Device Hardware ID						
Byte 50-53	Target Silicon ID						
Byte 54	Minor Version of Unique ID Record						
Byte 55	Major Version of Unique ID Record						
Byte 56-61	Reserved for Future Use						
Byte 62	Checksum of Unique ID Record						

3.10 Get/Set KitProg3 UART Flow Control (0x93)

Combined command for setting and getting KitProg3 UART flow control mode used in UART communication between the KitProg3 and target device. Supported only by KitProg3-based devices with the UART HW flow control feature.

COMMAND (OUT Packet)		
Byte 0	1001 0011 (0x93)	
Byte 1	Defines Request:	
	0x00 – Get KitProg3 UART flow control mode	

specification

KitProg Commands



COMMAND	COMMAND (OUT Packet)		
	0x01 - Set KitProg3 UART flow control mode		
Byte 2	Defines the KitProg3 UART:		
	• 0x00 - First UART interface		
	• 0x01 - Second UART interface (applicable only for devices with Dual UART mode supported)		
Byte 3	Defines the UART flow control mode to set, only applicable for Set:		
	• 0x00 - No UART Hardware flow control		
	 0x01 - Hardware UART flow control 		

RESPONSE (IN Packet)

Byte 0	1001 0011 (0x93)	
Byte 1	CMD_STAT	
Byte 2	Defines current flow control mode set for the requested KitProg3 UART:	
	• 0x00 - UART HW flow control disabled	
	• 0x01 - UART HW flow control enabled	



DAPLink Commands

4 DAPLink Commands

This section describes the custom commands that are available in DAPLink interface modes.

4.1 Mode Switch (0xA0)

When the DAPLink receives this command, it enters the USB bootloader mode or mode switch immediately. It includes USB re-enumeration. There is no IN packet from the DAPLink. Response shall be issued only if invalid parameters (Byte 1) are received.

COMMAND (OUT Packet)		
Byte 0	1010 0000 (0xA0)	
Byte1	Desired mode:	
	• 0x00 – Bootloader	
	• 0x01 – KitProg3 CMSIS-DAP v.2.xx (USB Bulk)	
	• 0x02 – KitProg3 CMSIS-DAP v.1.xx (USB HID)	
_	• 0x03 - KitProg3 CMSIS-DAP v.2.xx with two UARTs	
RESPONSE ((IN Packet)	

Byte 0	1010 0000 (0xA0)
Byte 1	CMD_STAT

If KitProg3 CMSIS-DAP v.2.xx with two UARTs mode is not supported, the kit switches to KitProg3 CMSIS-DAP v.2.xx (USB Bulk).

4.2 Get KitProg Info (0xA1)

Used to get KitProg FW version + HW ID.

COMMAND (OUT Packet)				
Byte 0	1010 0001 (0xA1)			
RESPONSE (RESPONSE (IN Packet)			
Byte 0	1010 0001 (0xA1)			
Byte 1	Major version of KitProg FW			
Byte 2	Minor version of KitProg FW			
Byte 3	Firmware build number LSB			
Byte 4	Firmware build number MSB			
Byte 5	Hardware ID			



4.3 Reset DAPLink Device (0xA2)

Used to issue a software reset for the DAPLink device. No response from the device is expected.

COMMAND (OUT Packet)				
Byte 0	1010 0010 (0xA2)			
RESPONSE (IN Packet)				
None				



Revision history

Rev.	Date	Description of Change
*K	2021-03-23	Document released publicly.
		Added "Reset DAPLink Device" vendor command
		Fixed table of command availability per interface
		Updated table command availability per interfaces with GPIO Bridge commands
		Updated section numbering
		Updated Info Command (0x90) with GPIO availability
		Added GPIO Bridge Commands
		Protocol version changed to 2.02
*L	2021-04-15	Updated description of GPIO Bridge Commands.
*М	2021-08-10	Added description of Read Unique ID Record (0x92) command
		Updated DAP Acquire (0x85) command
		Update available range for vendor commands
*N	2022-05-02	Protocol version changed to 2.03
		Added note on setting state on in HiZ for Set GPIO Pin State (0x8B)
		Updated Read Unique ID Record (0x92) with new supported targets, BT and QSPI modules
		Updated DAP Acquire (0x85), Set Acquire Timeout (0x91) and Read Unique ID Record (0x92) with AIROC [™] and XMC7000 information
		Formatted all tables
		Added Reset Target command (0x0A) to the Bridge interface.
*0	2023-04-13	Protocol version changed to 2.04
		Added note on SPI SS values support in SPI Data Transfer (0x89)
		Updated Info (0x90) command with the list of supported GPIO pins and I2C clocks value naming
		Updated Read Unique ID Record (0x92) with new supported WIFI BT modules
		Added description of the Get/Set KitProg3 UART Flow Control (0x93) Vendor Command
		Corrected item numbering in the document
		Updated table of supported Vendor Commands in section 2
*P	2024-04-26	Updated Read Unique ID Record (0x92) with new supported external memories and target types

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

IMPORTANT NOTICE

Edition 2024-04-26 Published by Infineon Technologies AG

81726 Munich, Germany

© 2024 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Contact: cypress.com/support

Document reference 002-23370 Rev. *P The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.