

#### **Tire pressure monitoring sensor**

#### **Features**

- Patented Glass-Silicon-Glass MEMS pressure sensor with best-in-class media compatibility
- High pressure measurement range up to 1600kPa
- Z-axis accelerometer for motion detection, angular position sensing, and contact patch length estimation
- Industry-standard power efficient 32 bit ARM® Cortex®(\*) M0+ microcontroller
- 19 kbyte of flash memory for the application code and/or user data storage; also usable for a bootloader
- 1 kB RAM plus 192 bytes of retention RAM
- Best in class lifetime charge consumption
- ( \* ) ARM and Cortex are trademarks of ARM limited, UK

#### **Potential applications**

- Valve based TPMS Modules
- On-Tire TPMS Module
- Intelligent Tire

for OEM and Aftermarket

#### **Product validation**

Product validation according to AEC-Q100, Grade 1. Qualified for automotive applications.

#### **Description**

The SP49 provides a very high level of integration, and is optimized to perform all of the functions necessary to implement a state-of-the-art Tire Pressure Monitoring System (TPMS) sensor module. With its integrated microcontroller, sensors, and convenient peripherals, the SP49 needs the addition of only a few passive components to form a complete TPMS sensor assembly. The device has been designed for lowest charge consumption making it ideal for battery powered applications.



 $^{(*)}$  The product code can have any value within this range



Table of contents



### **Table of contents**





Table of contents



**Table of contents**





<span id="page-4-0"></span>**1 Specification**



### **1 Specification**

### **1.1 Absolute Maximum Ratings**

Any stress exceeding the specified absolute maximum ratings may cause permanent damage to the device. The values given are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 1 Absolute Maximum Ratings**

<b>Parameter</b>	Symbol	<b>Values</b>			Unit	<b>Note or condition</b>
		Min.	Typ.	Max.		
Max. Supply voltage	$V_{DD\_MAX}$	$-0.3$		3.8	$\mathsf{V}$	Voltage at VDDBAT pin
<b>ESD robustness HBM</b>	$V_{HBM}$	±2000			V	All pins tested according to AEC- Q100-002
<b>ESD robustness CDM</b>	$V_{CDM}$	±500			$\vee$	Non-corner pins tested according to AEC-Q100-011
ESD robustness CDM, <b>Corner Pins</b>	$V_{CDM,C}$	±750			$\vee$	Corner pins tested according to AEC-Q100-011
Transient Latch-up Current	$I_{LU}$	±100			mA	Maximum transient current at any pin according JEDEC78 class II level A
Input voltage at PP0, PP1, PP2, PP3	$V_{\text{IN\_PPX}}$	$-0.3$		$V_{DD}$ +0.3	V	
Input voltage at Analog In	V <sub>Analog_In_Max</sub>	$-0.3$		1.6	$\mathsf{V}$	Voltage at PP0 or PP3 if configured as Analog In.
Input voltage at LFP, LFN, XIN	$V_{LF}$ XIN	$-0.3$		$+1.8$	$\vee$	
Differential Input voltage at LFP, LFN	$V_{\text{DIFF\_LF}}$	$-0.3$		$+0.3$	V	
Peak Voltage PAOUT pin	V <sub>PAOUT_PEAK</sub>			8	$\mathsf{V}$	The matching network must be designed such that the peak- voltage at PA does not exceed this value.
<b>Output Short-Circuit</b> Capability	$V_{SC}$	0		3.8	$\mathsf{V}$	Short to VDD, GND or neighbor pin for max. 10min at VDD=3.8V. Note: VDDREG and XOUT must not be shorted to VDD
<b>DC Current</b>	$I_{\text{DC}}$	$-10$		10	mA	Maximum Input/Output Current at any Pin
<b>Maximum Pressure</b>	$p_{MAX}$			2500	kPa	<b>Static</b>
Max. Static Acceleration	$a_{MAX}$			3500	g	24 hour continuously for +-x/+- y/+-z respectively

<span id="page-5-0"></span>**1 Specification**





#### **Table 1 (continued) Absolute Maximum Ratings**

### **1.2 Operating Range**

The operating range defines the ambient conditions where the device operates as specified. Certain specified parameters in this document may depend on additional operating conditions. These additional conditions are indicated in the corresponding sections.

#### **Table 2 Operating Range**



<span id="page-6-0"></span>**1 Specification**



#### **Table 2 (continued) Operating Range**



### **1.3 Characteristics**

#### **1.3.1 Pressure Sensor**

The specified pressure measurement error includes random error (noise) and is based on averaging 4 raw values for each measurement. Exceeding the maximum z-axis acceleration as defined in the operating range will result in a higher pressure measurement error than specified.

#### **Table 3 Pressure Sensor**



<span id="page-7-0"></span>**1 Specification**



#### **Table 3 (continued) Pressure Sensor**



### **1.3.2 z-Axis Acceleration Sensor**

Total acceleration error specifications include random error (noise). They are based on averaging 16 raw values for each measurement. The total acceleration error specification is valid under the condition that an appropriate autooffset algorithm is used during the whole lifetime of the product. Further information about auto-offset calibration see the SP49 User Manual.

Note that the error specification requires proper acceleration measurement range selection (low range if  $|a_{N,Z}| \le$ 400g, high range if  $400g < |a_{INZ}| \le 600g$ ), see also the SP49 User Manual.

#### **Table 4 z-axis Acceleration Sensor**



<span id="page-8-0"></span>**1 Specification**



**Table 4 (continued) z-axis Acceleration Sensor**



### **1.3.3 z-Axis Acceleration FIR filter**

The following specifications apply to the z-axis Acceleration sensor, if the function Lib\_Meas\_Acc\_FIR is used to obtain the raw acceleration value.

<span id="page-9-0"></span>**1 Specification**



#### **Table 5 z-Axis Acceleration FIR filter**



### **1.3.4 Temperature Sensor**

#### **Table 6 Temperature Sensor**



### **1.3.5 Battery Sensor**

#### **Table 7 Battery Sensor**



<span id="page-10-0"></span>**1 Specification**



#### **Table 7 (continued) Battery Sensor**



### **1.3.6 Thermal Shutdown**

Voltage operating range for active state  $V_{DD-AS}$  and extended temperature range  $T_{EXT}$  applies for Thermal Shutdown.

#### **Table 8 Thermal Shutdown**



# **1.3.7 General Purpose Digital I/O Pins**

#### **Table 9 General Purpose Digital I/O Pins**



<span id="page-11-0"></span>**1 Specification**



#### **Table 9 (continued) General Purpose Digital I/O Pins**



*1*) If the digital I/O pins are used in the application, for lowest charge consumption the input high voltage should be V<sub>DD</sub>-0.05V or higher. The input low voltage should be maximal 0.05V. If the digital I/O Pins are left open with the internal pull resistors activated the above critera for lowest charge consumption are fulfilled.

*2)* For I2C operation PP0 is configured as SCL and PP1 is configured as SDA

*3)* Depending on capacitive load and data rate external pull-up resistors may be required. The correct value of the pull-ups is in the responsibility of the system integrator.

*4)* If only internal pull-up resistors are used the maximal load capacitance at either pin is 32pF at 400 kbit/s

*5)* Even with external pull-up resistors the maximal load capacitance at either pin is 80pF at 1000 kbit/s

### **1.3.8 Analog Input**

The following specification applies to measurements of an external analog voltage connected to PP0 or PP3 pin.

#### **Table 10 Analog Input**



<span id="page-12-0"></span>**1 Specification**



### **Table 10 (continued) Analog Input**



# **1.3.9 Voltage Monitoring and Power On**

### **Table 11 Voltage Monitoring and Power On**



# **1.3.10 Flash Memory**

#### **Table 12 Flash Memory**



<span id="page-13-0"></span>**1 Specification**



### **1.3.11 Supply Currents**

All currents at 3.0V supply voltage.

### **Table 13 Supply Currents**



**1 Specification**



### **Table 13 (continued) Supply Currents**



*1)* After internal voltage regulator start-up phase, due to internal switching events short, i.e. <<1μs, peak current pulses above 8mA can be generated. If these peaks shall be suppressed w.r.t. the battery, a C<sub>VDDBAT</sub> of several hundred nF may be necessary.

<span id="page-15-0"></span>**1 Specification**



# **1.3.12 LF Receiver Operating Range**

### **Table 14 LF Receiver Operating Range**



### **1.3.13 LF Receiver**

#### **Table 15 LF-Receiver**



<span id="page-16-0"></span>**1 Specification**



#### **Table 15 (continued) LF-Receiver**



### **1.3.14 RF Transmitter**

The RF transmitter specification is valid at 50  $\Omega$  with an apropriate matching network between PAOUT pin and 50  $\Omega$ point.

#### **Table 16 RF Transmitter**



**1 Specification**



### **Table 16 (continued) RF Transmitter**



<span id="page-18-0"></span>**1 Specification**



#### **Table 16 (continued) RF Transmitter**



*1)* In order to achieve the high RF output power the following conditions are required: the voltage regulator at VDDPA is bypassed, all 16 PA stages are activated, and an appropriate antenna matching circuit is used. The compliance to regional RF regulations is in the responsibility of the integrator.

### **1.3.15 Crystal Oscillator**

#### **Table 17 Crystal Oscillator**



### **1.3.16 RC Oscillators**

#### **Table 18 RC Oscillators**



<span id="page-19-0"></span>**1 Specification**



### **Table 18 (continued) RC Oscillators**



# **1.3.17 Timing**

### **Table 19 Timing**



*1)* The tolerance is valid after calibration of the timer with FW and as long as temperature does not drift more than 10°C after calibration.

<span id="page-20-0"></span>**1 Specification**



# **1.3.18 Resume and Wake-Up Charge**

### **Table 20 Resume and Wake-Up charge**



<span id="page-21-0"></span>**2 Pin Description**



### **2 Pin Description**



**Figure 1** Pin Description

#### **Table 21 Pin Description**



(\*) Either PP1 **or** PP2 can be configured as external Wake-Up source.



### <span id="page-22-0"></span>**3 Functional Description**

### **3.1 Operating Modes**

Apart from normal operating mode where the application code is executed the SP49 provides additional operating modes for debugging and programming. Program Mode is intended to be used at the customer's production line whereas Debug Mode is used for application code development.



#### **Table 22 Operation modes**

After release from system reset the device waits for mode selection. Normal Mode or Program Mode are selected by a specific  $I^2C$  command at PP0/PP1. Debug Mode is entered by line reset sequence at PP2/PP3. If no valid mode selection information is received the device starts up in Normal Mode after a defined time-out. This time-out is called Mode Selection time (MST), see parameter  $t_{\text{MS}}$ .

The MST can be disabled by a certain voltage level applied at a selectable general purpose pin during Power On reset phase. If the MST is disabled the device immediately starts up with Normal Mode after reset release. In this case neither Debug Mode nor Program Mode can be entered.

The voltage level for disabling the MST is configurable and can be high or low. The pin for disabling the MST is selectable, it can be PP0, PP1, PP2, PP3. If no pin is selected the MST is always activated. The corresponding configuration information is located in the first line of the user flash memory.

### **3.2 Device States**

#### **Table 23 Device States**







#### <span id="page-23-0"></span>**Table 23 (continued) Device States**

### **3.2.1 State Transitions**

The diagram in Figure 2 below shows the possible state transitions in normal operating mode. The central device state is Run State because state transitions are only possible from and to Run State. Device states other than Run State are entered by application code control. Return to Run State is triggered by hardware event sources, for instance timer underflow flags and LF flags.



#### **Figure 2 State transitions diagram**

A resume event restores the CPU context and continues code execution right after the point where Stand-By or Idle was entered. After Wake-Up the code execution starts at the reset vector.

### **3.2.2 Thermal Shutdown**

In order to avoid undefined device behavior outside the normal operating temperature range, the device provides the option to enter a Thermal Shutdown state.



<span id="page-24-0"></span>Thermal Shutdown can be entered if either the ambient temperature rises above a defined hot threshold  $T_{HOT-F}$  or falls below a defined cold threshold  $T_{\text{COLD}}$  E. Thermal Shutdown is fully under application code control and is not automatically entered.

The device remains in Thermal Shutdown until the ambient temperature goes back to normal operating range, i.e. when the temperature reaches a defined upper threshold  $T_{COLD~REL}$  or lower release threshold  $T_{HOT~REL}$ .

When Thermal Shutdown is released the device re-enters RUN state, and a dedicated flag is set to indicate this situation to the application.

There is a defined hysteresis between thresholds for entering end releasing Thermal Shutdown, see Figure 3 below.



**Figure 3 Thermal Shutdown Hysteresis**

### **3.3 Block Diagram**

The SP49 can be considered as a combination of three controllers plus peripherals which are specialized and optimized for TPMS application. In hierarchical order the controllers are the Wake-Up Controller the System Controller and the Core.

The Wake-Up Controller is always enabled and controls the device in Power Down. Here the major functions are Interval Timing, LF receiver control with the LF ON/OFF Timer and timing of the Low Power Monitoring (LPM). The System Controller depends on the Wake-Up Controller and is only activated for special higher level tasks which can be performed without the Core. Important tasks are control of the Measurement Interface and the Power Domains as well as Sampling Timing.

The Core is based on an ARM® Cortex® M0+ MCU. It can only run if the appropriate power domain is enabled by the System Controller. The ARM® controller is used for execution of firmware and application software. The Core comprises a Watchdog Timer, a CRC unit, an I2C controller and a Debug Access Port (DAP). Furthermore four general purpose timers are implemented, two of which are reserved for FW, and two for application code.

The memory block consists of flash for application code and user data, ROM for firmware, RAM used by the ARM® controller and Special Function Registers (SFR) for hardware control. Part of the SFRs and RAM are implemented as retention memory which keep their content in all device states.

The specialized peripherals are the Measurement Interface, the RF Transmitter and the LF Receiver. The operation of these peripherals is supported by firmware functions. The RF transmitter is controlled by the MCU, however, part of the transmitter data processing is done by hardware like shifting bits from FIFO and bit encoding.

The power supply block provides the voltage for different power domains. The voltage domains are activated by the System Controller on demand, allowing lowest system current consumption.



<span id="page-25-0"></span>**3 Functional Description**



**Figure 4 Block diagram**

### **3.4 System Reset**

In order to avoid device operation out of operating range or a persisting malfunction the device has a reset circuit. Reset may be triggered by various sources:

- Power On (POR)
- Under Voltage Detector, monitoring the VDDBAT voltage
- Brown Out Detector, monitoring the regulated 1.5V domain
- Flash error, i.e. reset if in a flash word a 2 bit error is detected (ECC2)
- Watchdog
- Software Reset

After reset release the application code is capable to determine the reset source by reading dedicated flags.

### **3.5 Sensor Measurements**

The device allows measurement of the following physical quantities:

- Absolute Pressure
- **Temperature**
- Voltage at VDDBAT pin
- Acceleration perpendicular to the device's mounting plane

The integrated measurement interface comprises an ADC which is triggered by application software on demand. The resulting ADC raw reading can be compensated by firmware library functions which use individual calibration coefficients stored in manufacturer flash area. All calibration coefficients are secured by CRC values.

### **3.5.1 Accelerometer Low Pass Filter**

The device provides a digital low pass filter for the accelerometer signal to mitigate signal noise and to avoid aliasing effects.

Application software can decide if this filter is used or not.



### <span id="page-26-0"></span>**3.5.2 Analog Sensor Output**

The device allows to route either the analog acceleration signal or the analog pressure signal from the measurement interface to either VDDPA pin or PP0 pin, configurable by software.

### **3.6 Digital Core**

### **3.6.1 Microcontroller**

The device includes a ARM® Cortex® M0+ low power microcontroller core which executes user application software and allows to use and configure the device.

### **3.6.2 GP Timer / Counter**

The device includes two configurable 16 bit timers / counters for exclusive use by the application software. Amongst others both timers can be clocked from the following sources:

- The HP-RC (12 MHz) divided by 4
- The crystal oscillator divided by 8
- The MP-RC (90 kHz)
- The LP-RC (2.2 kHz) multiplied by 2
- For both timers a clock pre-divider is implemented which allows a wide range of dividing ratios.

Both timers are able to operate in Run State and Idle State. When activated and when the programmed time interval has elapsed, each timer / counter immediately sets a flag, generates a resume event to the microcontroller, and (if configured accordingly) restarts counting automatically.

### **3.6.3 Watchdog Timer**

The device has a Watchdog timer which is enabled after reset by default. The Watchdog timer uses a different clock than the CPU core and operates in Run State and Idle. In Stand-By state the watchdog timer is halted and keeps its value. It is not reset automatically after resume from Stand-By.

In Power Down state the Watchdog timer is disabled and has no effect. After Wake-Up from Power Down the Watchdog timer is reset automatically.

In Program mode, where the device is controlled by I2C, the firmware I2C handler resets the Watchdog. In Debug mode the Watchdog is inactive.

In case the Watchdog timer overflows a device reset is triggered. A dedicated Watchdog reset flag is set to notify the reset source to the application software after device restart.

### **3.6.4 Wake-Up and Resume Sources**

Various sources are available to wake up or resume the device from a low power state:

- Interval Timer
- General Purpose Timer (Resume from Idle)
- Sampling Timer (Resume from Stand-By or Idle)
- **LF Receiver**
- Low Power Sensor Monitoring (LPM)
- Wake-Up pin (PP1 or PP2)
- Temperature detector for Wake-Up from Thermal Shutdown

When a CPU Wake-Up event happens during a low power state, an associated Wake-Up flag is set. If the event is not masked, a Wake-Up/Resume is generated, the device goes into Run-state, and the Wake-Up flag can be read by application code in order to identify the Wake-Up source. Each Wake-Up flag can be individually cleared by writing a "1" to it. There is no automatic clearing mechanism.



### <span id="page-27-0"></span>**3.6.5 CPU Wake-Up and Resume Events**

#### **Table 24 Wake-Up/resume events**



All events can be masked out by individual mask bits, except the Thermal Shutdown and the Interval Timer event, which are not maskable. When any other event is masked out, it does not generate a Wake-Up or Resume.

### **3.6.6 Debug Mode**

The device has full debug capabilities including

- run until breakpoint (4 breakpoints)
- stop upon data watchpoint (2 watchpoints)
- single step
- read and write program counter
- read and write RAM and retention RAM and all customer SFRs

Furthermore the Debug Mode allows to

- read and write (program) all user flash sectors
- use all FW- and HW- functions and peripherals that are available in Normal Mode
- use all low power states and resume debugging when low power states are terminated
- set and keep break- and watchpoints during all low power states

### **3.6.7 Sampling Timer**

The device includes a sampling timer which is operable in Run-, Idle- or Stand-By- State. The timer can be configured by FW function Lib\_Calib\_Sample\_Timer. When the programmed sampling time has elapsed, the timer will set a dedicated event flag and generate a resume event. The timer automatically restarts after the programmed sampling time has elapsed. The sampling timer is clocked by the MP-RC clock (90 kHz) and is mainly intended to be used with Stand-By State where the GP timers are not functional.



### <span id="page-28-0"></span>**3.6.8 Interval Timer**

The device has a programmable low power Interval Timer (IT) which starts operating after reset release. It consists of a 9 bit long pre-counter, clocked by the LP-RC (2.2kHz), and a 12 bit long post-counter. The pre-counter is always running and generates the clock for the post-counter. The IT cannot be disabled and sets a Wake-Up flag when it elapses. This Wake-Up is not maskable in Normal Mode.

### **3.6.9 Low Power Monitoring**

In order to increase battery life time the device provides a Low Power Monitoring (LPM) function which allows periodic interruption of the Power Down state for the acquisition and monitoring of pressure-, acceleration- and temperature-raw values without the execution of application code. The raw values are compared to upper and lower thresholds, respectively. If a raw value goes below the corresponding lower threshold or exceeds the corresponding upper threshold a device Wake-Up is generated.

Unlike in Run State, in LPM the measurements are always conducted without any self diagnosis check and without checking for ADC over- or underflow. This is because LPM is considered as Wake-Up source only. Consequently the LPM measurement results are not accessible by application code.

The behavior of the LPM is described in the following list and further illustrated in [Figure 5:](#page-29-0)

- **1.** The monitoring interval of each of the three physical quantities can be programmed individually. For this purpose three 10bit long LPM post-counters are implemented, for pressure-, temperature-, and accelerationmeasurement, respectively. If the preload value of a certain LPM post-counter is set to zero the corresponding LPM measurement is deactivated. The LPM post-counters are clocked by the Interval Timer pre-counter. Hence LPM measurements and Interval Timer are synchronized.
- **2.** When any of the individual intervals elapses a corresponding flag (LPMx\_PEND) is set, indicating a pending LPM measurement. If the device is in Power Down, a transition to Run State takes place. However, instead of running application code a task scheduler is started which conducts measurements in a user programmable order (priority) in case multiple monitoring events take place at the same time. In all other device states the LPMx PEND flags are set but the scheduler is not started and no measurements are executed.
- **3.** Immediately after the measurement the result is compared with the corresponding thresholds. If a threshold is exceeded an LPM Wake-Up flag (LPMx FLAG) is set and and a device Wake-Up is generated. Still pending measurements with lower priority are not executed.
- **4.** The LPMx\_FLAGs indicate to the application which physical quantity generated the Wake-Up. They must be cleared by application software.
- **5.** The LPMx PEND flags are cleared by FW after conducting the corresponding measurements. If a Wake-Up occurs before conducting all measurement the pending LPMx\_PEND flags are not cleared. In this case the application SW can read and has to clear the LPMx\_PEND flags.
- **6.** Other Wake-Up events (if not masked) have a higher priority than LPM measurements, e.g. events triggered by LF receiver or the Interval Timer. However, such Wake-Ups do not interrupt an ongoing LPM task but wait until its completion. (The LPM task comprises the actual measurement acquisition, the comparison of the result with the thresholds and, if exceeded, the setting of the LPMx FLAG.)
- **7.** Note that the LF receiver can be operated in parallel with LPM.

<span id="page-29-0"></span>**3 Functional Description**







**Figure 5 Flow of LPM event**

### **3.7 User Flash Memory**

The total user flash memory size is 19 kByte, separated into 8 physical sectors as shown in [Figure 6](#page-30-0) below. From low to high address the flash is organized in three types of logical sectors:

- **1.** Boot sector (BS): 1 kByte to 7 kByte
- **2.** (Multiple) user configuration sector(s) (UCS): 0 to 6 sectors of 1 kByte
- **3.** User code sector: 12 kByte to 18 kByte

When allocating the flash blocks to the three sectors, only the following three restrictions apply:

- The first 1 kByte block is always a BS, but may be used for normal application code, too.
- The following 6 kByte can freely be allocated to the three logical sector types, in 1 kByte steps.
- The 12 kByte block is always allocated to the code sector.

A UCS always has 1 kByte. If more than 1 kByte user configuration memory is needed, several independent UCSs are configurable.

The first 1 kByte block contains the 32 byte long flash configuration line. These 32 Byte are not available for the Boot Sector. The flash configuration line is used to configure the pin settings for disabling the mode selection time, set the flash configuration and enable or disable the device protection.

<span id="page-30-0"></span>**3 Functional Description**





#### **Figure 6 User Flash Memory**

The default configuration shown in [Figure 7](#page-31-0) below applies if the flash configuration line of the user flash is blank or invalid.

<span id="page-31-0"></span>**3 Functional Description**





**Figure 7 User Flash Default Configuration**

### **3.7.1 Device Protection**

The device has a mechanism for protection of IP, i.e. user code or any other user data. It can be activated by setting the last two bytes of the flash configuration line to 0x6969 and only be deactivated by completely erasing the user flash by a Program Mode command. The device protection becomes effective after reset. The device behavior is shown in the following table.







#### <span id="page-32-0"></span>**Table 25 (continued) Device Protection**



LB means the individual lock-byte of a logical user sector.

### **3.7.2 Lock Bytes**

Each logical user sector, except the boot sector, has reserved two bytes for sector locking to prevent unintended write access to this sector. A locked sector may still be read or erased. Erasing a locked sector unlocks it after next device reset or Wake-Up. After setting the two lock bytes the locking becomes effective only after device reset or Wake-Up.

### **3.8 Peripherals**

### **3.8.1 General purpose I/O**

The device features four configurable general purpose I/O pins, named PP0 to PP3. Each I/O pin can be configured by application software via SFRs as follows:

- Output (push-pull)
- Input (tri-state)
- Input (with internal pull-up resistor)
- Input (with internal pull-down resistor)

When the device starts in normal mode after POR, all I/O pins are configured as input with pull-up by default.

I/O configuration is kept in all device states.

Either PP1 or PP2 can be configured as Wake-Up to allow device Wake-Up from an external source. The pin Wake-Up feature is automatically disabled during and after reset and can be enabled by application software.

PP0 and PP1 are shared with SCL/SDA of the I2C interface and PP2 and PP3 are shared with the SWD interface. For other shared functionalities of the PP pins see the pin description in [Chapter 2](#page-21-0).

### **3.8.2 Serial interfaces**

The device features two on-chip serial synchronous interfaces for programming and debugging respectively. Each interface uses two pins, one for serial clock and one for serial data.

First a high-speed hardware master/slave I2C interface is included for programming or in-circuit testing via special commands. After POR release it is enabled by default in slave mode for receiving commands from an external master. In Normal Mode the I2C interface is disabled by default and may be configured as master in order to connect to external slave devices, e.g. external sensors.

The second interface is a standard SWD interface for debugging purposes and is enabled by default after POR release. The SWD interface allows device programming during debug session. Therefore it is possible to program and debug the device even if the I2C pins are used for other purposes in the application.

### **3.8.3 Analog Input**

PP0 or PP3 can be configured as single ended analog input. The analog signal is directly routed to the integrated ADC which is used to sample the analog signal. No analog amplification or filtering is applied to the signal. See parametric section for specification of the analog input.

#### **3.9 RAM and Registers**



### <span id="page-33-0"></span>**3.9.1 Retention RAM**

The device contains a total of 256 bytes of retention RAM (Saved RAM). Therefrom 192 bytes are available for application code. 64 bytes are permanently reserved for the firmware.

### **3.9.2 Volatile RAM**

The device contains 1 kbyte of volatile RAM, where a maximum of 512 bytes is used by the firmware library functions.

### **3.9.3 Special Function Registers**

The hardware of the SP49 is controlled by Special Function Registers (SFRs). They are classified by internal and external SFRs. The external SFRs can be accessed by application code. They are described in the SP49 User Manual. The internal SFRs are only modified by the firmware. They are protected against write access from application code.

### **3.10 LF Receiver**

The LF receiver is an independent circuit block that can run in all device states, apart from Thermal Shutdown. It is able to wake up/resume the device from any low power state upon LF carrier detection (CDM) or ASK modulated telegram reception (DRM). The receiver allows to decode a standard synchronization sequence and Inverted Manchester (A logical "zero" is coded as ASK high to ASK low transition, a logical "one" is coded as ASK low to ASK high transition) encoded data.

By default the LF receiver is disabled after POR and can be enabled and configured by application software. Once the LF receiver is enabled it continues operating regardless of the device state, except for Thermal Shutdown.

The LF receiver Wake-Up/Resume events are maskable, i.e. masked events will not wake up the device. During Run state LF receiver events do not have any effect on a running operation, regardless if they are masked or not.

### **3.10.1 LF Receiver Duty Cycle**

In order to save energy the LF receiver can optionally be operated with a configurable duty cycle.

- During the ON-time the LF receiver is fully operable and can detect LF carriers (CDM) or LF telegrams (DRM).
- ON- and OFF-time can be configured via FW function (Lib\_Calib\_LF\_OnOff\_Timer).
- OFF-time and ON-time tolerances are specified by  $TOL_{t-OFF}$ ,  $TOL_{t-ON-S}$ , and  $TOL_{t-ON-L}$ .
- The configured ON-time is effective ON-time, i.e. the LF receiver settling (see  $t_{ON-SETTLING}$ ) is not included in the selected ON-time and is considered automatically by the firmware.

### **3.10.2 LF Carrier Detection Mode (CDM)**

In CDM up to three criteria are checked in order to proof signal validity:

- **1.** Signal amplitude: Criterion is always enabled. It is fulfilled when the input signal is above a specified and configurable level.
- **2.** Signal duration: Criterion is optional. It is fulfilled when the input signal is present for a specified period of time  $t_{CD}$ .
- **3.** Signal frequency: Criterion is optional. It is fulfilled when the frequency of the input signal is within a specified range f<sub>CD\_DET</sub>, f<sub>CD\_NODET</sub>.

Optional criteria can be enabled and disabled by application software. As soon as all of the enabled criteria are fulfilled a maskable event flag is set by the LF-receiver. If not masked, the event wakes up /resumes the device to RUN state from any low power state



<span id="page-34-0"></span>

#### **Figure 8 Timing diagram for carrier detection when LF receiver is operated with a duty cycle smaller than 1**

### **3.10.3 Carrier Detect Counter**

For detection of long carrier pulses which persist for several duty cycles a counter is provided which counts up once each ON-time if the selected CDM criteria are fulfilled. After successful carrier detection the LF receiver is switched off immediately for the remaining ON-time. If the counter reaches a configurable number of counts the LF receiver generates a wake-up/resume event. The maximum configurable number is 64. If during any ON-time no carrier is detected the counter is reset.

### **3.10.4 LF Data Reception Mode (DRM)**

In DRM the LF receiver behaves as follows:

- **1.** Each time the LF-receiver is turned on in Data Reception Mode the baseband processor is off and the receiver monitors the input signal amplitude. When the amplitude reaches a specified level the baseband processor is switched on.
- **2.** With the baseband processor enabled the receiver starts scanning the input signal for a valid sync-pattern. When the receiver is duty cycled, the ON-time will be prolonged as soon as sync-pattern decoding has started. If the sync-pattern cannot be correctly detected the receiver switches off after a configurable timeout of nominal 4ms to 1020ms, programmable in 4ms steps.
- **3.** After successful sync-pattern recognition the receiver will remain turned on until the end of the telegram, ignoring the actual ON-time. End of telegram is detected by a Manchester code violation.
- **4.** The receiver sets an event flag after successful detection of the sync-pattern, the Wake-Up pattern, after a configurable number of received data bytes, and upon Manchester code violation, respectively.

### **3.10.5 LF Telegram**

The device is capable to receive an amplitude modulated LF telegram assembled of four phases:

- **1.** Preamble. It is a sequence of Manchester coded "zeros" and has a minimum length specified by t<sub>SETTLING</sub> <sub>PRE</sub>. The preamble allows the receiver to settle its analog circuitry and correctly detect a valid signal amplitude.
- **2.** Synchronization pattern. It synchronizes the receiver with the incoming bit stream.
- **3.** Wake-Up pattern. It follows the sync-pattern seamlessly. It can consist of 8 or 16 Manchester encoded bits.
- **4.** A variable number of Manchester encoded data bytes, following the wake-up pattern seamlessly.

<span id="page-35-0"></span>**3 Functional Description**





#### **Figure 9 LF telegram**

The shaded areas in Figure 9 represent the LF 125kHz carrier.

### **3.10.6 Wake-Up Patterns**

The device offers four Manchester coded Wake-Up patterns with following options, configurable by application software separately for each pattern:

- Pattern enable/disable
- Pattern length of either 8 or 16 bits
- Pattern value

If all four Wake-Up patterns are disabled, the Wake-Up pattern phase is skipped and the baseband processor will, after successful detection of the synchronization pattern, continue with the decoding of data bytes.

For each pattern there is an individual event flag set upon pattern match. Each event flag can trigger a Wake-Up/ resume if not masked by application code.

A decoding error during Wake-Up pattern reception does not generate device Wake-Up / Resume.

### **3.10.7 Data Decoding and Storage**

After decoding the Wake-Up pattern the receiver starts data decoding until a Manchester violation is detected. If Manchester violation is detected a dedicated event flag is set. The receiver autonomously stores the decoded data bytes in a ring buffer of 8 byte length. The receiver can be configured to set an event flag upon writing to a defined location of the byte-oriented ring buffer. This location is configurable by application software.

After Wake-Up/Resume the application code can identify which locations of the ring buffer have been loaded and can read the data.

For each location of the byte-oriented ring buffer there is a software readable flag in place which is set if the corresponding byte location is overwritten by the receiver before it is read by software.

### **3.10.8 Reception of LF Data Bits**

The receiver is capable of receiving full nibbles, too. In case the LF-telegram ends with a nibble it is stored in the receive buffer and the flag LFDRXINFO.TOM is set.

For receiving single encoded bits, the user application can use the bits LFDRXINFO.LFBP, .LFDATA, .LFOV and .DECERR. Reception of single bits must be handled by application code, e.g. the receive buffer cannot be used in this case.

### **3.10.9 Toggle Mode**

In Toggle Mode the receiver switches from ON-phase to ON-phase between DRM and CDM.

The application software can determine which mode is used for the first ON cycle after enabling the receiver.

If the LF receiver is continuously turned on it can still operate in Toggle Mode. In this case the toggle interval is determined by the ON-time setting.

### **3.11 RF Transmitter**

### **3.11.1 Power Amplifier**

The RF-TX Power Amplifier has a configurable number of transistor stages (1 to 16). A regulated and adjustable voltage for supplying the RF output stage is available, too. This allows to adjust RF output power by application software.



### <span id="page-36-0"></span>**3.11.2 RF Modulation schemes**

The device allows the user to choose between one of the following modulation schemes:

- **ASK**
- OOK
- **FSK**
- GFSK

The device allows changing of modulation scheme between consecutive frames, which are separated by the interframe interval. In case of changing between ASK/OOK and FSK/GFSK the ASK/OOK carrier frequency is the same as the FSK/GFSK center frequency and vice versa.

### **3.11.3 RF Burst and Inter-Frame Timing**

RF data is typically transmitted in bursts of several frames. Between these bursts the device waits in Stand-By state. For timing of these inter-frame intervals the Sampling timer is intended.





### **3.11.4 RF Frame**

Within a single frame the RF transmitter supports a payload of 8 to 256 bits and a payload repetition of up to 15 times. The payload can be encoded according to the following schemes:



#### **Figure 11 Possible encoding schemes for RF frames**

Apart from "Chip Mode" for all other encoding schemes the encoder generates two chips from each data bit. Therefore the bitrate is half the chip-rate (or half the Baud rate), i.e.  $t_{\text{bit}}$ = 2 $t_{\text{chin}}$ .

In "Chip Mode" the bit-rate equals the chip-rate.



### <span id="page-37-0"></span>**3.11.4.1 SOM and EOM**

The RF transmitter supports Start of Message (SOM) and End of Message (EOM) pattern with a maximum length of 255 bit, respectively.

SOM is transmitted once at the beginning of each RF frame. The first payload bit follows without any delay. EOM is transmitted once at the end of each RF frame. It follows the last payload bit without any delay.

For SOM and EOM the same encoding schemes as for the payload are available. The encoding can be configured independently from payload encoding.

The chip-rate for SOM, payload, and EOM is always the same and cannot be changed within one frame.

The modulation type (i.e. ASK or FSK) used to transmit the SOM and EOM patterns is the same as for the payload.

### **3.11.5 RF transmission abortion**

Following errors are causing the immediate abortion of an ongoing RF transmission:

- PLL does not lock
- Crystal oscillator is instable or stops
- Battery voltage below  $V_{TXMOM}$  (optional)

In any of these cases the PA output is turned off immediately and then the device returns to application code execution. Dedicated status flags indicate to the application the reason for abortion.

### **3.11.6 RF Voltage Warning and Monitoring**

During RF transmission the device optionally monitors the battery voltage and compares it to two fixed thresholds. If the voltage falls below the first threshold V<sub>TX\_MIN</sub> a warning flag is set. It can be read after completed RF transmission in application code. If the battery voltage falls below the second threshold V<sub>TX\_MON</sub> the RF power amplifier is immediately shut off in order to avoid device reset since V<sub>TX</sub> MON is above the Under Voltage reset threshold V<sub>UVR A</sub>. Although the three mentioned thresholds are close, the relation  $V_{TX\_MIN} > V_{TX\_MON} > V_{UVR\_A}$  is given by design.

The Warning and Monitoring feature can only be enabled together.

<span id="page-38-0"></span>**4 Application Circuit**



### **4 Application Circuit**

The specification of SP49 is valid under the condition that the external circuitry complies to the limits specified in the table below.

Typical values are recommendations based on a reference design and have to be adapted by the module integrator according to the application requirements and selected module components (e.g. crystal, antenna,...). Adaptations of the external circuitry are in the responsibility of the module Integrator.



#### **Figure 12 Application circuit**





**4 Application Circuit**





<span id="page-40-0"></span>**5 Self Diagnosis Checks**



### **5 Self Diagnosis Checks**

The device incorporates a number of self diagnosis features which can be triggered by the user.

- **1.** Accelerometer breakage check (so called RD check).
- **2.** Bonding wire check for testing the wiring between MEMS chip and electronics chip.
- **3.** Signal path check. Here the analog signal path plus the ADC are tested by applying test voltages instead of the actual sensor signals.
- **4.** RC oscillator check where the 2.2 kHz, the 90 kHz, and the 12 MHz clock are compared to the crystal clock.

All checks are executed by firmware library functions which can be called by application code.

<span id="page-41-0"></span>**6 Package Information**



### **6 Package Information**

The package type is PG-DSOSP-14-84, it is a special development for TPMS application. The green package fulfills the solder condition for Pb-free assembly. The moisture sensitivity is MSL 1, the solder profile is according to JEDEC-J-STD-020D, with a peak temperature of 250°C.

### **6.1 Package Drawing**



### **Figure 13**

### **6.2 Package Marking**

The laser marking consists of four fields:

- 11 digit Lot Code
- 5 digit Date Code, always starting with G followed by 2 digit year code and 2 digit week code, where YY is the production year minus 2000 and WW is the calendar week.
- 5 digit Product Identifier, where x depends on the product variant.
- Pin 1 marking

**SP49T-05-12**









<span id="page-43-0"></span>**7 Device Identification**



### **7 Device Identification**

The device has an electronically readable 4 byte Serial Number. This Serial Number will be restarted after the maximally possible number is reached. Note that not every possible Serial Number may occur. An additional electronically customer readable Product Code allows Infineon the unambiguous identification of the product and the specification variant.

<span id="page-44-0"></span>**8 Revision History**



# **8 Revision History**



#### <span id="page-45-0"></span>**Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2024-04-10 Published by Infineon Technologies AG 81726 Munich, Germany**

**© 2024 Infineon Technologies AG All Rights Reserved.**

**Do you have a question about any aspect of this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference IFX-fkb1712666065608**

#### **Important notice**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### **Warnings**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.